File: base-offset-addr.ll

package info (click to toggle)
llvm-toolchain-9 1%3A9.0.1-16
  • links: PTS, VCS
  • area: main
  • in suites: bullseye
  • size: 882,436 kB
  • sloc: cpp: 4,167,636; ansic: 714,256; asm: 457,610; python: 155,927; objc: 65,094; sh: 42,856; lisp: 26,908; perl: 7,786; pascal: 7,722; makefile: 6,881; ml: 5,581; awk: 3,648; cs: 2,027; xml: 888; javascript: 381; ruby: 156
file content (15 lines) | stat: -rw-r--r-- 621 bytes parent folder | download | duplicates (12)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
; RUN: llc -march=hexagon -enable-aa-sched-mi < %s
; REQUIRES: asserts

; Make sure the base is a register and not an address.

define fastcc void @Get_lsp_pol(i32* nocapture %f) #0 {
entry:
  %f5 = alloca i32, align 4
  %arrayidx103 = getelementptr inbounds i32, i32* %f, i32 4
  store i32 0, i32* %arrayidx103, align 4
  %f5.0.load185 = load volatile i32, i32* %f5, align 4
  ret void
}

attributes #0 = { nounwind "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf"="true" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "unsafe-fp-math"="false" "use-soft-float"="false" }