File: cext-unnamed-global.mir

package info (click to toggle)
llvm-toolchain-9 1%3A9.0.1-16
  • links: PTS, VCS
  • area: main
  • in suites: bullseye
  • size: 882,436 kB
  • sloc: cpp: 4,167,636; ansic: 714,256; asm: 457,610; python: 155,927; objc: 65,094; sh: 42,856; lisp: 26,908; perl: 7,786; pascal: 7,722; makefile: 6,881; ml: 5,581; awk: 3,648; cs: 2,027; xml: 888; javascript: 381; ruby: 156
file content (38 lines) | stat: -rw-r--r-- 1,108 bytes parent folder | download | duplicates (14)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
# RUN: llc -march=hexagon -run-pass=hexagon-cext-opt %s -o - | FileCheck %s

# Check that this test doesn't crash.
# CHECK: %0:intregs = A2_tfrsi @0

--- |
  target triple = "hexagon"

  @0 = external global [0 x i8]
  @1 = external constant [2 x i64]

  define void @f0() #0 {
  b0:
    tail call fastcc void @f1(float* inttoptr (i64 add (i64 ptrtoint ([0 x i8]* @0 to i64), i64 128) to float*), i64* getelementptr inbounds ([2 x i64], [2 x i64]* @1, i32 0, i32 0))
    ret void
  }

  declare fastcc void @f1(float* nocapture readonly, i64* nocapture readonly) #1

  attributes #0 = { alwaysinline nounwind "target-cpu"="hexagonv60" }
  attributes #1 = { noinline norecurse nounwind "target-cpu"="hexagonv60" }
...

---
name: f0
tracksRegLiveness: true
body: |
  bb.0:
    %0:intregs = A2_tfrsi @0
    %1:intregs = A2_tfrsi 0
    %2:doubleregs = REG_SEQUENCE %0, %subreg.isub_lo, %1, %subreg.isub_hi
    %3:doubleregs = CONST64 128
    %4:doubleregs = A2_addp %2, %3
    %5:intregs = A2_tfrsi @1
    $r0 = COPY %4.isub_lo
    $r1 = COPY %5
    PS_tailcall_i @f1, hexagoncsr, implicit $r0, implicit $r1
...