1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
|
; RUN: llc -march=hexagon -O0 < %s | FileCheck %s
; CHECK: vmem(r{{[0-9]*}}+#1) =
target triple = "hexagon"
; Function Attrs: nounwind
define i32 @f0(<16 x i32>* %a0, <32 x i32>* %a1) #0 {
b0:
%v0 = call <16 x i32> @llvm.hexagon.V6.lvsplatw(i32 1)
store <16 x i32> %v0, <16 x i32>* %a0, align 64
%v1 = load <16 x i32>, <16 x i32>* %a0, align 64
%v2 = call <32 x i32> @llvm.hexagon.V6.vunpackh(<16 x i32> %v1)
store <32 x i32> %v2, <32 x i32>* %a1, align 64
ret i32 0
}
; Function Attrs: nounwind readnone
declare <16 x i32> @llvm.hexagon.V6.lvsplatw(i32) #1
; Function Attrs: nounwind readnone
declare <32 x i32> @llvm.hexagon.V6.vunpackh(<16 x i32>) #1
attributes #0 = { nounwind "target-cpu"="hexagonv60" "target-features"="+hvxv60,+hvx-length64b" }
attributes #1 = { nounwind readnone }
|
