File: dext.ll

package info (click to toggle)
llvm-toolchain-9 1%3A9.0.1-16
  • links: PTS, VCS
  • area: main
  • in suites: bullseye
  • size: 882,436 kB
  • sloc: cpp: 4,167,636; ansic: 714,256; asm: 457,610; python: 155,927; objc: 65,094; sh: 42,856; lisp: 26,908; perl: 7,786; pascal: 7,722; makefile: 6,881; ml: 5,581; awk: 3,648; cs: 2,027; xml: 888; javascript: 381; ruby: 156
file content (105 lines) | stat: -rw-r--r-- 2,025 bytes parent folder | download | duplicates (23)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
; RUN: llc -march=mips64 -mcpu=mips64r2 -target-abi=n64 < %s -o - | FileCheck %s

define i64 @dext_add_zext(i32 signext %n) {
entry:
  %add = add i32 %n, 1
  %res = zext i32 %add to i64
  ret i64 %res

; CHECK-LABEL: dext_add_zext:
; CHECK:       dext $[[R0:[0-9]+]], $[[R0:[0-9]+]], 0, 32

}

define i32 @ext_and24(i32 signext %a) {
entry:
  %and = and i32 %a, 16777215
  ret i32 %and

; CHECK-LABEL: ext_and24:
; CHECK:       ext $[[R0:[0-9]+]], $[[R1:[0-9]+]], 0, 24

}

define i64 @dext_and32(i64 zeroext %a) {
entry:
  %and = and i64 %a, 4294967295
  ret i64 %and

; CHECK-LABEL: dext_and32:
; CHECK:       dext $[[R0:[0-9]+]], $[[R1:[0-9]+]], 0, 32

}

define i64 @dext_and35(i64 zeroext %a) {
entry:
  %and = and i64 %a, 34359738367
  ret i64 %and

; CHECK-LABEL: dext_and35:
; CHECK:       dextm $[[R0:[0-9]+]], $[[R1:[0-9]+]], 0, 35

}

define i64 @dext_and20(i64 zeroext %a) {
entry:
  %and = and i64 %a, 1048575
  ret i64 %and

; CHECK-LABEL: dext_and20:
; CHECK:       dext $[[R0:[0-9]+]], $[[R1:[0-9]+]], 0, 20

}

define i64 @dext_and16(i64 zeroext %a) {
entry:
  %and = and i64 %a, 65535
  ret i64 %and

; CHECK-LABEL: dext_and16:
; CHECK:       andi $[[R0:[0-9]+]], $[[R1:[0-9]+]], 65535

}

define i64 @dext_lsr_and20(i64 zeroext %a) {
entry:
  %shr = lshr i64 %a, 5
  %and = and i64 %shr, 1048575
  ret i64 %and

; CHECK-LABEL: dext_lsr_and20:
; CHECK:       dext $[[R0:[0-9]+]], $[[R1:[0-9]+]], 5, 20

}

define i64 @dext_lsr_and8(i64 zeroext %a) {
entry:
  %shr = lshr i64 %a, 40
  %and = and i64 %shr, 255
  ret i64 %and

; CHECK-LABEL: dext_lsr_and8:
; CHECK:       dextu $[[R0:[0-9]+]], $[[R1:[0-9]+]], 40, 8

}

define i64 @dext_zext(i32 signext %a) {
entry:
  %conv = zext i32 %a to i64
  ret i64 %conv

; CHECK-LABEL: dext_zext:
; CHECK:       dext $[[R0:[0-9]+]], $[[R1:[0-9]+]], 0, 32

}

define i64 @dext_and_lsr(i64 zeroext %n) {
entry:
  %and = lshr i64 %n, 8
  %shr = and i64 %and, 4095
  ret i64 %shr

; CHECK-LABEL: dext_and_lsr:
; CHECK:       dext $[[R0:[0-9]+]], $[[R1:[0-9]+]], 8, 12

}