File: legalize-vaarg.ll

package info (click to toggle)
llvm-toolchain-9 1%3A9.0.1-16
  • links: PTS, VCS
  • area: main
  • in suites: bullseye
  • size: 882,436 kB
  • sloc: cpp: 4,167,636; ansic: 714,256; asm: 457,610; python: 155,927; objc: 65,094; sh: 42,856; lisp: 26,908; perl: 7,786; pascal: 7,722; makefile: 6,881; ml: 5,581; awk: 3,648; cs: 2,027; xml: 888; javascript: 381; ruby: 156
file content (52 lines) | stat: -rw-r--r-- 1,573 bytes parent folder | download | duplicates (2)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
;RUN: llc < %s --mtriple=powerpc64-unknown-linux-gnu -mattr=+altivec | FileCheck %s -check-prefix=BE
;RUN: llc < %s --mtriple=powerpc64le-unknown-linux-gnu -mattr=+altivec | FileCheck %s -check-prefix=LE

define <8 x i32> @test_large_vec_vaarg(i32 %n, ...) {
; BE-LABEL: test_large_vec_vaarg:
; BE:       # %bb.0:
; BE-NEXT:    ld 3, -8(1)
; BE-NEXT:    std 4, 56(1)
; BE-NEXT:    std 5, 64(1)
; BE-NEXT:    std 6, 72(1)
; BE-NEXT:    std 7, 80(1)
; BE-NEXT:    std 8, 88(1)
; BE-NEXT:    std 9, 96(1)
; BE-NEXT:    std 10, 104(1)
; BE-NEXT:    addi 3, 3, 15
; BE-NEXT:    rldicr 3, 3, 0, 59
; BE-NEXT:    addi 4, 3, 16
; BE-NEXT:    addi 5, 3, 31
; BE-NEXT:    std 4, -8(1)
; BE-NEXT:    rldicr 4, 5, 0, 59
; BE-NEXT:    lvx 2, 0, 3
; BE-NEXT:    addi 3, 4, 16
; BE-NEXT:    std 3, -8(1)
; BE-NEXT:    lvx 3, 0, 4
; BE-NEXT:    blr
;
; LE-LABEL: test_large_vec_vaarg:
; LE:       # %bb.0:
; LE-NEXT:    ld 3, -8(1)
; LE-NEXT:    std 4, 40(1)
; LE-NEXT:    std 5, 48(1)
; LE-NEXT:    std 6, 56(1)
; LE-NEXT:    std 7, 64(1)
; LE-NEXT:    addi 3, 3, 15
; LE-NEXT:    rldicr 3, 3, 0, 59
; LE-NEXT:    std 8, 72(1)
; LE-NEXT:    std 9, 80(1)
; LE-NEXT:    std 10, 88(1)
; LE-NEXT:    addi 4, 3, 31
; LE-NEXT:    addi 5, 3, 16
; LE-NEXT:    rldicr 4, 4, 0, 59
; LE-NEXT:    std 5, -8(1)
; LE-NEXT:    addi 5, 4, 16
; LE-NEXT:    lvx 2, 0, 3
; LE-NEXT:    std 5, -8(1)
; LE-NEXT:    lvx 3, 0, 4
; LE-NEXT:    blr
  %args = alloca i8*, align 4
  %x = va_arg i8** %args, <8 x i32>
  ret <8 x i32> %x
}