1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
|
# RUN: llc -run-pass=arm-low-overhead-loops %s -verify-machineinstrs -o - | FileCheck %s
# CHECK-NOT: DoLoopStart
# CHECK-NOT: DLS
# CHECK: bb.2.for.body:
# CHECK: t2CMPri $lr, 0, 14, $cpsr, implicit-def $cpsr
# CHECK: t2Bcc %bb.4, 1, $cpsr
# CHECK: tB %bb.3, 14, $noreg
# CHECK: bb.3.for.cond.cleanup:
# CHECK: bb.4.for.header:
--- |
target datalayout = "e-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "thumbv8.1m.main-unknown-unknown"
define void @size_limit(i32* nocapture %a, i32* nocapture readonly %b, i32* nocapture readonly %c, i32 %N) #0 {
entry:
call void @llvm.set.loop.iterations.i32(i32 %N)
br label %for.body.preheader
for.body.preheader: ; preds = %entry
%scevgep = getelementptr i32, i32* %a, i32 -1
%scevgep4 = getelementptr i32, i32* %c, i32 -1
%scevgep8 = getelementptr i32, i32* %b, i32 -1
br label %for.header
for.body: ; preds = %for.header
%scevgep11 = getelementptr i32, i32* %lsr.iv9, i32 1
%ld1 = load i32, i32* %scevgep11, align 4
%scevgep7 = getelementptr i32, i32* %lsr.iv5, i32 1
%ld2 = load i32, i32* %scevgep7, align 4
%mul = mul nsw i32 %ld2, %ld1
%scevgep3 = getelementptr i32, i32* %lsr.iv1, i32 1
store i32 %mul, i32* %scevgep3, align 4
%scevgep2 = getelementptr i32, i32* %lsr.iv1, i32 1
%scevgep6 = getelementptr i32, i32* %lsr.iv5, i32 1
%scevgep10 = getelementptr i32, i32* %lsr.iv9, i32 1
%count.next = call i32 @llvm.loop.decrement.reg.i32.i32.i32(i32 %count, i32 1)
%cmp = icmp ne i32 %count.next, 0
br i1 %cmp, label %for.cond.cleanup, label %for.header
for.cond.cleanup: ; preds = %for.body
ret void
for.header: ; preds = %for.body, %for.body.preheader
%lsr.iv9 = phi i32* [ %scevgep8, %for.body.preheader ], [ %scevgep10, %for.body ]
%lsr.iv5 = phi i32* [ %scevgep4, %for.body.preheader ], [ %scevgep6, %for.body ]
%lsr.iv1 = phi i32* [ %scevgep, %for.body.preheader ], [ %scevgep2, %for.body ]
%count = phi i32 [ %N, %for.body.preheader ], [ %count.next, %for.body ]
br label %for.body
}
; Function Attrs: nounwind
declare i32 @llvm.arm.space(i32, i32) #1
; Function Attrs: noduplicate nounwind
declare void @llvm.set.loop.iterations.i32(i32) #2
; Function Attrs: noduplicate nounwind
declare i32 @llvm.loop.decrement.reg.i32.i32.i32(i32, i32) #2
; Function Attrs: nounwind
declare void @llvm.stackprotector(i8*, i8**) #3
attributes #0 = { "target-features"="+lob" }
attributes #1 = { nounwind "target-features"="+lob" }
attributes #2 = { noduplicate nounwind "target-features"="+lob" }
attributes #3 = { nounwind }
...
---
name: size_limit
alignment: 1
exposesReturnsTwice: false
legalized: false
regBankSelected: false
selected: false
failedISel: false
tracksRegLiveness: false
hasWinCFI: false
registers: []
liveins:
- { reg: '$r0', virtual-reg: '' }
- { reg: '$r1', virtual-reg: '' }
- { reg: '$r2', virtual-reg: '' }
- { reg: '$r3', virtual-reg: '' }
frameInfo:
isFrameAddressTaken: false
isReturnAddressTaken: false
hasStackMap: false
hasPatchPoint: false
stackSize: 56
offsetAdjustment: 0
maxAlignment: 4
adjustsStack: false
hasCalls: false
stackProtector: ''
maxCallFrameSize: 0
cvBytesOfCalleeSavedRegisters: 0
hasOpaqueSPAdjustment: false
hasVAStart: false
hasMustTailInVarArgFunc: false
localFrameSize: 0
savePoint: ''
restorePoint: ''
fixedStack: []
stack:
- { id: 0, name: '', type: spill-slot, offset: -12, size: 4, alignment: 4,
stack-id: default, callee-saved-register: '', callee-saved-restored: true,
debug-info-variable: '', debug-info-expression: '', debug-info-location: '' }
- { id: 1, name: '', type: spill-slot, offset: -16, size: 4, alignment: 4,
stack-id: default, callee-saved-register: '', callee-saved-restored: true,
debug-info-variable: '', debug-info-expression: '', debug-info-location: '' }
- { id: 2, name: '', type: spill-slot, offset: -20, size: 4, alignment: 4,
stack-id: default, callee-saved-register: '', callee-saved-restored: true,
debug-info-variable: '', debug-info-expression: '', debug-info-location: '' }
- { id: 3, name: '', type: spill-slot, offset: -24, size: 4, alignment: 4,
stack-id: default, callee-saved-register: '', callee-saved-restored: true,
debug-info-variable: '', debug-info-expression: '', debug-info-location: '' }
- { id: 4, name: '', type: spill-slot, offset: -28, size: 4, alignment: 4,
stack-id: default, callee-saved-register: '', callee-saved-restored: true,
debug-info-variable: '', debug-info-expression: '', debug-info-location: '' }
- { id: 5, name: '', type: spill-slot, offset: -32, size: 4, alignment: 4,
stack-id: default, callee-saved-register: '', callee-saved-restored: true,
debug-info-variable: '', debug-info-expression: '', debug-info-location: '' }
- { id: 6, name: '', type: spill-slot, offset: -36, size: 4, alignment: 4,
stack-id: default, callee-saved-register: '', callee-saved-restored: true,
debug-info-variable: '', debug-info-expression: '', debug-info-location: '' }
- { id: 7, name: '', type: spill-slot, offset: -40, size: 4, alignment: 4,
stack-id: default, callee-saved-register: '', callee-saved-restored: true,
debug-info-variable: '', debug-info-expression: '', debug-info-location: '' }
- { id: 8, name: '', type: spill-slot, offset: -44, size: 4, alignment: 4,
stack-id: default, callee-saved-register: '', callee-saved-restored: true,
debug-info-variable: '', debug-info-expression: '', debug-info-location: '' }
- { id: 9, name: '', type: spill-slot, offset: -48, size: 4, alignment: 4,
stack-id: default, callee-saved-register: '', callee-saved-restored: true,
debug-info-variable: '', debug-info-expression: '', debug-info-location: '' }
- { id: 10, name: '', type: spill-slot, offset: -52, size: 4, alignment: 4,
stack-id: default, callee-saved-register: '', callee-saved-restored: true,
debug-info-variable: '', debug-info-expression: '', debug-info-location: '' }
- { id: 11, name: '', type: spill-slot, offset: -56, size: 4, alignment: 4,
stack-id: default, callee-saved-register: '', callee-saved-restored: true,
debug-info-variable: '', debug-info-expression: '', debug-info-location: '' }
- { id: 12, name: '', type: spill-slot, offset: -4, size: 4, alignment: 4,
stack-id: default, callee-saved-register: '$lr', callee-saved-restored: false,
debug-info-variable: '', debug-info-expression: '', debug-info-location: '' }
- { id: 13, name: '', type: spill-slot, offset: -8, size: 4, alignment: 4,
stack-id: default, callee-saved-register: '$r4', callee-saved-restored: true,
debug-info-variable: '', debug-info-expression: '', debug-info-location: '' }
callSites: []
constants: []
machineFunctionInfo: {}
body: |
bb.0.entry:
successors: %bb.1(0x80000000)
frame-setup tPUSH 14, $noreg, killed $r4, killed $lr, implicit-def $sp, implicit $sp
frame-setup CFI_INSTRUCTION def_cfa_offset 8
frame-setup CFI_INSTRUCTION offset $lr, -4
frame-setup CFI_INSTRUCTION offset $r4, -8
$sp = frame-setup tSUBspi $sp, 12, 14, $noreg
frame-setup CFI_INSTRUCTION def_cfa_offset 56
t2DoLoopStart renamable $r3
tSTRspi killed $r3, $sp, 11, 14, $noreg :: (store 4 into %stack.0)
tSTRspi killed $r2, $sp, 10, 14, $noreg :: (store 4 into %stack.1)
tSTRspi killed $r1, $sp, 9, 14, $noreg :: (store 4 into %stack.2)
tSTRspi killed $r0, $sp, 8, 14, $noreg :: (store 4 into %stack.3)
tB %bb.1, 14, $noreg
bb.1.for.body.preheader:
successors: %bb.4(0x80000000)
$r0 = tLDRspi $sp, 8, 14, $noreg :: (load 4 from %stack.3)
renamable $r1, dead $cpsr = tSUBi3 killed renamable $r0, 4, 14, $noreg
$r2 = tLDRspi $sp, 10, 14, $noreg :: (load 4 from %stack.1)
renamable $r3, dead $cpsr = tSUBi3 killed renamable $r2, 4, 14, $noreg
$r12 = t2LDRi12 $sp, 36, 14, $noreg :: (load 4 from %stack.2)
renamable $lr = t2SUBri killed renamable $r12, 4, 14, $noreg, $noreg
$r4 = tLDRspi $sp, 11, 14, $noreg :: (load 4 from %stack.0)
t2STRi12 killed $lr, $sp, 28, 14, $noreg :: (store 4 into %stack.4)
tSTRspi killed $r3, $sp, 6, 14, $noreg :: (store 4 into %stack.5)
tSTRspi killed $r1, $sp, 5, 14, $noreg :: (store 4 into %stack.6)
tSTRspi killed $r4, $sp, 4, 14, $noreg :: (store 4 into %stack.7)
tB %bb.4, 14, $noreg
bb.2.for.body:
successors: %bb.3(0x40000000), %bb.4(0x40000000)
$r0 = tLDRspi $sp, 3, 14, $noreg :: (load 4 from %stack.8)
renamable $r1, renamable $r0 = t2LDR_PRE renamable $r0, 4, 14, $noreg :: (load 4 from %ir.scevgep11)
$r2 = tLDRspi $sp, 2, 14, $noreg :: (load 4 from %stack.9)
renamable $r3, renamable $r2 = t2LDR_PRE renamable $r2, 4, 14, $noreg :: (load 4 from %ir.scevgep7)
renamable $r1, dead $cpsr = nsw tMUL killed renamable $r3, killed renamable $r1, 14, $noreg
$r3 = tLDRspi $sp, 1, 14, $noreg :: (load 4 from %stack.10)
early-clobber renamable $r3 = t2STR_PRE killed renamable $r1, renamable $r3, 4, 14, $noreg :: (store 4 into %ir.scevgep3)
$r1 = tLDRspi $sp, 0, 14, $noreg :: (load 4 from %stack.11)
$lr = tMOVr killed $r1, 14, $noreg
renamable $lr = t2LoopDec killed renamable $lr, 1
$r12 = tMOVr $lr, 14, $noreg
tSTRspi killed $r0, $sp, 7, 14, $noreg :: (store 4 into %stack.4)
tSTRspi killed $r2, $sp, 6, 14, $noreg :: (store 4 into %stack.5)
tSTRspi killed $r3, $sp, 5, 14, $noreg :: (store 4 into %stack.6)
t2STRi12 killed $r12, $sp, 16, 14, $noreg :: (store 4 into %stack.7)
t2LoopEnd killed renamable $lr, %bb.4
tB %bb.3, 14, $noreg
bb.3.for.cond.cleanup:
$sp = tADDspi $sp, 12, 14, $noreg
tPOP_RET 14, $noreg, def $r4, def $pc
bb.4.for.header:
successors: %bb.2(0x80000000)
$r0 = tLDRspi $sp, 4, 14, $noreg :: (load 4 from %stack.7)
$r1 = tLDRspi $sp, 5, 14, $noreg :: (load 4 from %stack.6)
$r2 = tLDRspi $sp, 6, 14, $noreg :: (load 4 from %stack.5)
$r3 = tLDRspi $sp, 7, 14, $noreg :: (load 4 from %stack.4)
tSTRspi killed $r0, $sp, 0, 14, $noreg :: (store 4 into %stack.11)
tSTRspi killed $r1, $sp, 1, 14, $noreg :: (store 4 into %stack.10)
tSTRspi killed $r2, $sp, 2, 14, $noreg :: (store 4 into %stack.9)
tSTRspi killed $r3, $sp, 3, 14, $noreg :: (store 4 into %stack.8)
tB %bb.2, 14, $noreg
...
|
