File: unschedule-reg-sequence.ll

package info (click to toggle)

llvm-toolchain-snapshot 1%3A22~%2B%2B20250731080150%2Bbe449d6b6587-1~exp1

links: PTS, VCS
area: main
in suites: experimental
size: 2,250,472 kB
sloc: cpp: 7,641,756; ansic: 1,439,220; asm: 1,072,591; python: 253,178; f90: 95,173; objc: 70,722; lisp: 44,365; pascal: 18,720; sh: 10,051; ml: 5,111; perl: 4,720; awk: 3,523; makefile: 3,397; javascript: 2,272; xml: 892; fortran: 783

file content (21 lines) | stat: -rw-r--r-- 640 bytes

parent folder | download | duplicates (19)

; RUN: llc -verify-machineinstrs < %s
; Regression test for https://github.com/llvm/llvm-project/issues/58911

target datalayout = "e-m:e-p:32:32-Fi8-i64:64-v128:64:128-a:0:32-n32-S64"
target triple = "armv7-none-unknown-eabi"

@a = dso_local global i64 0, align 8
@d = dso_local local_unnamed_addr global i32 0, align 4

define dso_local void @f() nounwind {
entry:
  store volatile i64 0, ptr @a, align 8
  %0 = load i32, ptr @d, align 4
  %tobool.not = icmp eq i32 %0, 0
  %conv = zext i32 %0 to i64
  %sub = sub nsw i64 0, %conv
  %cond = select i1 %tobool.not, i64 0, i64 %sub
  store volatile i64 %cond, ptr @a, align 8
  ret void
}