1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 5
; RUN: opt -S --passes=slp-vectorizer -mtriple=x86_64-unknown-linux-gnu -mcpu=znver2 < %s | FileCheck %s
define void @foo(ptr %arg) {
; CHECK-LABEL: define void @foo(
; CHECK-SAME: ptr [[ARG:%.*]]) #[[ATTR0:[0-9]+]] {
; CHECK-NEXT: [[BB:.*]]:
; CHECK-NEXT: [[CALL:%.*]] = call noalias ptr null(i32 9, i64 16, i64 816, i64 400, i64 0)
; CHECK-NEXT: [[ICMP:%.*]] = icmp eq ptr [[CALL]], null
; CHECK-NEXT: [[ADD:%.*]] = add <16 x i16> <i16 0, i16 1, i16 2, i16 3, i16 4, i16 5, i16 6, i16 7, i16 8, i16 9, i16 10, i16 11, i16 12, i16 13, i16 14, i16 15>, splat (i16 16)
; CHECK-NEXT: [[AND:%.*]] = and <16 x i64> zeroinitializer, splat (i64 1)
; CHECK-NEXT: [[ADD1:%.*]] = add nuw nsw i64 0, 48
; CHECK-NEXT: [[SELECT:%.*]] = select <16 x i1> zeroinitializer, <16 x i16> zeroinitializer, <16 x i16> zeroinitializer
; CHECK-NEXT: [[ADD2:%.*]] = add nsw <16 x i16> [[SELECT]], splat (i16 -6124)
; CHECK-NEXT: [[ADD3:%.*]] = add <16 x i16> <i16 0, i16 1, i16 2, i16 3, i16 4, i16 5, i16 6, i16 7, i16 8, i16 9, i16 10, i16 11, i16 12, i16 13, i16 14, i16 15>, splat (i16 64)
; CHECK-NEXT: [[SUB:%.*]] = sub nsw <16 x i16> zeroinitializer, [[ADD3]]
; CHECK-NEXT: [[SELECT4:%.*]] = select <16 x i1> zeroinitializer, <16 x i16> [[ADD3]], <16 x i16> [[SUB]]
; CHECK-NEXT: [[ADD5:%.*]] = add <16 x i64> <i64 0, i64 1, i64 2, i64 3, i64 4, i64 5, i64 6, i64 7, i64 8, i64 9, i64 10, i64 11, i64 12, i64 13, i64 14, i64 15>, splat (i64 80)
; CHECK-NEXT: [[FADD:%.*]] = fadd float 0.000000e+00, -1.580000e+02
; CHECK-NEXT: store float 0.000000e+00, ptr null, align 4
; CHECK-NEXT: [[ICMP6:%.*]] = icmp eq i32 0, 0
; CHECK-NEXT: call void null()
; CHECK-NEXT: [[MUL:%.*]] = mul i32 0, 9
; CHECK-NEXT: br label %[[BB7:.*]]
; CHECK: [[BB7]]:
; CHECK-NEXT: [[PHI:%.*]] = phi float [ 4.000000e+00, %[[BB]] ], [ 0.000000e+00, %[[BB27:.*]] ]
; CHECK-NEXT: [[FADD8:%.*]] = fadd float 0.000000e+00, 0.000000e+00
; CHECK-NEXT: [[FADD9:%.*]] = fadd float [[PHI]], 1.000000e+00
; CHECK-NEXT: [[TMP2:%.*]] = fadd float [[FADD9]], 1.000000e+00
; CHECK-NEXT: [[FADD11:%.*]] = fadd float 0.000000e+00, 0.000000e+00
; CHECK-NEXT: [[FREM:%.*]] = frem float [[TMP2]], 7.000000e+00
; CHECK-NEXT: [[CALL12:%.*]] = call i32 @llvm.x86.sse.cvttss2si(<4 x float> zeroinitializer)
; CHECK-NEXT: switch i32 [[CALL12]], label %[[BB13:.*]] [
; CHECK-NEXT: i32 125, label %[[BB30:.*]]
; CHECK-NEXT: i32 98, label %[[BB30]]
; CHECK-NEXT: i32 99, label %[[BB30]]
; CHECK-NEXT: i32 103, label %[[BB30]]
; CHECK-NEXT: i32 112, label %[[BB30]]
; CHECK-NEXT: i32 116, label %[[BB30]]
; CHECK-NEXT: i32 121, label %[[BB30]]
; CHECK-NEXT: ]
; CHECK: [[BB13]]:
; CHECK-NEXT: [[FMUL:%.*]] = fmul double 0.000000e+00, 1.220000e+02
; CHECK-NEXT: [[MUL14:%.*]] = mul i32 0, -3
; CHECK-NEXT: [[MUL15:%.*]] = mul i32 [[MUL14]], -3
; CHECK-NEXT: [[CALL16:%.*]] = call i32 @llvm.x86.sse.cvttss2si(<4 x float> zeroinitializer)
; CHECK-NEXT: switch i32 [[CALL16]], label %[[BB17:.*]] [
; CHECK-NEXT: i32 125, label %[[BB30]]
; CHECK-NEXT: i32 98, label %[[BB30]]
; CHECK-NEXT: i32 99, label %[[BB30]]
; CHECK-NEXT: i32 103, label %[[BB30]]
; CHECK-NEXT: i32 112, label %[[BB30]]
; CHECK-NEXT: i32 116, label %[[BB30]]
; CHECK-NEXT: i32 121, label %[[BB30]]
; CHECK-NEXT: ]
; CHECK: [[BB17]]:
; CHECK-NEXT: [[FADD18:%.*]] = fadd float 0.000000e+00, 1.000000e+00
; CHECK-NEXT: [[MUL19:%.*]] = mul i32 [[MUL15]], -3
; CHECK-NEXT: br label %[[BB20:.*]]
; CHECK: [[BB20]]:
; CHECK-NEXT: [[FADD21:%.*]] = fadd float [[FADD18]], 1.000000e+00
; CHECK-NEXT: switch i32 0, label %[[BB22:.*]] [
; CHECK-NEXT: i32 125, label %[[BB30]]
; CHECK-NEXT: i32 98, label %[[BB30]]
; CHECK-NEXT: i32 99, label %[[BB30]]
; CHECK-NEXT: i32 103, label %[[BB30]]
; CHECK-NEXT: i32 112, label %[[BB30]]
; CHECK-NEXT: i32 116, label %[[BB30]]
; CHECK-NEXT: i32 121, label %[[BB30]]
; CHECK-NEXT: ]
; CHECK: [[BB22]]:
; CHECK-NEXT: [[TMP5:%.*]] = fadd float [[FADD21]], 1.000000e+00
; CHECK-NEXT: [[TMP6:%.*]] = fadd float 0.000000e+00, 0.000000e+00
; CHECK-NEXT: [[FREM25:%.*]] = frem float [[TMP5]], 7.000000e+00
; CHECK-NEXT: [[FMUL26:%.*]] = fmul float [[FREM25]], 5.000000e+00
; CHECK-NEXT: switch i32 0, label %[[BB27]] [
; CHECK-NEXT: i32 125, label %[[BB30]]
; CHECK-NEXT: i32 98, label %[[BB30]]
; CHECK-NEXT: i32 99, label %[[BB30]]
; CHECK-NEXT: i32 103, label %[[BB30]]
; CHECK-NEXT: i32 112, label %[[BB30]]
; CHECK-NEXT: i32 116, label %[[BB30]]
; CHECK-NEXT: i32 121, label %[[BB30]]
; CHECK-NEXT: ]
; CHECK: [[BB27]]:
; CHECK-NEXT: [[FADD28:%.*]] = fadd float [[TMP5]], 1.000000e+00
; CHECK-NEXT: [[FADD29:%.*]] = fadd float [[TMP6]], 0.000000e+00
; CHECK-NEXT: br label %[[BB7]]
; CHECK: [[BB30]]:
; CHECK-NEXT: [[PHI31:%.*]] = phi float [ [[TMP2]], %[[BB7]] ], [ [[TMP2]], %[[BB7]] ], [ [[TMP2]], %[[BB7]] ], [ [[TMP2]], %[[BB7]] ], [ [[TMP2]], %[[BB7]] ], [ [[TMP2]], %[[BB7]] ], [ [[TMP2]], %[[BB7]] ], [ 0.000000e+00, %[[BB13]] ], [ 0.000000e+00, %[[BB13]] ], [ 0.000000e+00, %[[BB13]] ], [ 0.000000e+00, %[[BB13]] ], [ 0.000000e+00, %[[BB13]] ], [ 0.000000e+00, %[[BB13]] ], [ 0.000000e+00, %[[BB13]] ], [ [[FADD21]], %[[BB20]] ], [ [[FADD21]], %[[BB20]] ], [ [[FADD21]], %[[BB20]] ], [ [[FADD21]], %[[BB20]] ], [ [[FADD21]], %[[BB20]] ], [ [[FADD21]], %[[BB20]] ], [ [[FADD21]], %[[BB20]] ], [ [[TMP5]], %[[BB22]] ], [ [[TMP5]], %[[BB22]] ], [ [[TMP5]], %[[BB22]] ], [ [[TMP5]], %[[BB22]] ], [ [[TMP5]], %[[BB22]] ], [ [[TMP5]], %[[BB22]] ], [ [[TMP5]], %[[BB22]] ]
; CHECK-NEXT: [[PHI32:%.*]] = phi float [ [[FADD11]], %[[BB7]] ], [ [[FADD11]], %[[BB7]] ], [ [[FADD11]], %[[BB7]] ], [ [[FADD11]], %[[BB7]] ], [ [[FADD11]], %[[BB7]] ], [ [[FADD11]], %[[BB7]] ], [ [[FADD11]], %[[BB7]] ], [ 0.000000e+00, %[[BB13]] ], [ 0.000000e+00, %[[BB13]] ], [ 0.000000e+00, %[[BB13]] ], [ 0.000000e+00, %[[BB13]] ], [ 0.000000e+00, %[[BB13]] ], [ 0.000000e+00, %[[BB13]] ], [ 0.000000e+00, %[[BB13]] ], [ 0.000000e+00, %[[BB20]] ], [ 0.000000e+00, %[[BB20]] ], [ 0.000000e+00, %[[BB20]] ], [ 0.000000e+00, %[[BB20]] ], [ 0.000000e+00, %[[BB20]] ], [ 0.000000e+00, %[[BB20]] ], [ 0.000000e+00, %[[BB20]] ], [ [[TMP6]], %[[BB22]] ], [ [[TMP6]], %[[BB22]] ], [ [[TMP6]], %[[BB22]] ], [ [[TMP6]], %[[BB22]] ], [ [[TMP6]], %[[BB22]] ], [ [[TMP6]], %[[BB22]] ], [ [[TMP6]], %[[BB22]] ]
; CHECK-NEXT: ret void
;
bb:
%call = call noalias ptr null(i32 9, i64 16, i64 816, i64 400, i64 0)
%icmp = icmp eq ptr %call, null
%add = add <16 x i16> <i16 0, i16 1, i16 2, i16 3, i16 4, i16 5, i16 6, i16 7, i16 8, i16 9, i16 10, i16 11, i16 12, i16 13, i16 14, i16 15>, splat (i16 16)
%and = and <16 x i64> zeroinitializer, splat (i64 1)
%add1 = add nuw nsw i64 0, 48
%select = select <16 x i1> zeroinitializer, <16 x i16> zeroinitializer, <16 x i16> zeroinitializer
%add2 = add nsw <16 x i16> %select, splat (i16 -6124)
%add3 = add <16 x i16> <i16 0, i16 1, i16 2, i16 3, i16 4, i16 5, i16 6, i16 7, i16 8, i16 9, i16 10, i16 11, i16 12, i16 13, i16 14, i16 15>, splat (i16 64)
%sub = sub nsw <16 x i16> zeroinitializer, %add3
%select4 = select <16 x i1> zeroinitializer, <16 x i16> %add3, <16 x i16> %sub
%add5 = add <16 x i64> <i64 0, i64 1, i64 2, i64 3, i64 4, i64 5, i64 6, i64 7, i64 8, i64 9, i64 10, i64 11, i64 12, i64 13, i64 14, i64 15>, splat (i64 80)
%fadd = fadd float 0.000000e+00, -1.580000e+02
store float 0.000000e+00, ptr null, align 4
%icmp6 = icmp eq i32 0, 0
call void null()
%mul = mul i32 0, 9
br label %bb7
bb7:
%phi = phi float [ 4.000000e+00, %bb ], [ 0.000000e+00, %bb27 ]
%fadd8 = fadd float 0.000000e+00, 0.000000e+00
%fadd9 = fadd float %phi, 1.000000e+00
%fadd10 = fadd float %fadd9, 1.000000e+00
%fadd11 = fadd float 0.000000e+00, 0.000000e+00
%frem = frem float %fadd10, 7.000000e+00
%call12 = call i32 @llvm.x86.sse.cvttss2si(<4 x float> zeroinitializer)
switch i32 %call12, label %bb13 [
i32 125, label %bb30
i32 98, label %bb30
i32 99, label %bb30
i32 103, label %bb30
i32 112, label %bb30
i32 116, label %bb30
i32 121, label %bb30
]
bb13:
%fmul = fmul double 0.000000e+00, 1.220000e+02
%mul14 = mul i32 0, -3
%mul15 = mul i32 %mul14, -3
%call16 = call i32 @llvm.x86.sse.cvttss2si(<4 x float> zeroinitializer)
switch i32 %call16, label %bb17 [
i32 125, label %bb30
i32 98, label %bb30
i32 99, label %bb30
i32 103, label %bb30
i32 112, label %bb30
i32 116, label %bb30
i32 121, label %bb30
]
bb17:
%fadd18 = fadd float 0.000000e+00, 1.000000e+00
%mul19 = mul i32 %mul15, -3
br label %bb20
bb20:
%fadd21 = fadd float %fadd18, 1.000000e+00
switch i32 0, label %bb22 [
i32 125, label %bb30
i32 98, label %bb30
i32 99, label %bb30
i32 103, label %bb30
i32 112, label %bb30
i32 116, label %bb30
i32 121, label %bb30
]
bb22:
%fadd23 = fadd float %fadd21, 1.000000e+00
%fadd24 = fadd float 0.000000e+00, 0.000000e+00
%frem25 = frem float %fadd23, 7.000000e+00
%fmul26 = fmul float %frem25, 5.000000e+00
switch i32 0, label %bb27 [
i32 125, label %bb30
i32 98, label %bb30
i32 99, label %bb30
i32 103, label %bb30
i32 112, label %bb30
i32 116, label %bb30
i32 121, label %bb30
]
bb27:
%fadd28 = fadd float %fadd23, 1.000000e+00
%fadd29 = fadd float %fadd24, 0.000000e+00
br label %bb7
bb30:
%phi31 = phi float [ %fadd10, %bb7 ], [ %fadd10, %bb7 ], [ %fadd10, %bb7 ], [ %fadd10, %bb7 ], [ %fadd10, %bb7 ], [ %fadd10, %bb7 ], [ %fadd10, %bb7 ], [ 0.000000e+00, %bb13 ], [ 0.000000e+00, %bb13 ], [ 0.000000e+00, %bb13 ], [ 0.000000e+00, %bb13 ], [ 0.000000e+00, %bb13 ], [ 0.000000e+00, %bb13 ], [ 0.000000e+00, %bb13 ], [ %fadd21, %bb20 ], [ %fadd21, %bb20 ], [ %fadd21, %bb20 ], [ %fadd21, %bb20 ], [ %fadd21, %bb20 ], [ %fadd21, %bb20 ], [ %fadd21, %bb20 ], [ %fadd23, %bb22 ], [ %fadd23, %bb22 ], [ %fadd23, %bb22 ], [ %fadd23, %bb22 ], [ %fadd23, %bb22 ], [ %fadd23, %bb22 ], [ %fadd23, %bb22 ]
%phi32 = phi float [ %fadd11, %bb7 ], [ %fadd11, %bb7 ], [ %fadd11, %bb7 ], [ %fadd11, %bb7 ], [ %fadd11, %bb7 ], [ %fadd11, %bb7 ], [ %fadd11, %bb7 ], [ 0.000000e+00, %bb13 ], [ 0.000000e+00, %bb13 ], [ 0.000000e+00, %bb13 ], [ 0.000000e+00, %bb13 ], [ 0.000000e+00, %bb13 ], [ 0.000000e+00, %bb13 ], [ 0.000000e+00, %bb13 ], [ 0.000000e+00, %bb20 ], [ 0.000000e+00, %bb20 ], [ 0.000000e+00, %bb20 ], [ 0.000000e+00, %bb20 ], [ 0.000000e+00, %bb20 ], [ 0.000000e+00, %bb20 ], [ 0.000000e+00, %bb20 ], [ %fadd24, %bb22 ], [ %fadd24, %bb22 ], [ %fadd24, %bb22 ], [ %fadd24, %bb22 ], [ %fadd24, %bb22 ], [ %fadd24, %bb22 ], [ %fadd24, %bb22 ]
ret void
}
|
