File: mem-rr-addr-mode.ll

package info (click to toggle)
llvm 2.2-12
  • links: PTS, VCS
  • area: main
  • in suites: lenny
  • size: 38,648 kB
  • ctags: 28,258
  • sloc: cpp: 215,479; sh: 12,132; ansic: 10,002; yacc: 5,525; perl: 2,352; ml: 1,580; makefile: 956; pascal: 718; lex: 602; exp: 320; ada: 193; lisp: 160; csh: 116; objc: 59; python: 59; tcl: 20
file content (17 lines) | stat: -rw-r--r-- 623 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
; RUN: llvm-upgrade < %s | llvm-as | llc -march=ppc32 -mcpu=g5 | grep li.*16
; RUN: llvm-upgrade < %s | llvm-as | llc -march=ppc32 -mcpu=g5 | not grep addi

; Codegen lvx (R+16) as t = li 16,  lvx t,R
; This shares the 16 between the two loads.

void %func(<4 x float>* %a, <4 x float>* %b) {
	%tmp1 = getelementptr <4 x float>* %b, int 1		
	%tmp = load <4 x float>* %tmp1		
	%tmp3 = getelementptr <4 x float>* %a, int 1		
	%tmp4 = load <4 x float>* %tmp3		
	%tmp5 = mul <4 x float> %tmp, %tmp4		
	%tmp8 = load <4 x float>* %b		
	%tmp9 = add <4 x float> %tmp5, %tmp8		
	store <4 x float> %tmp9, <4 x float>* %a
	ret void
}