1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
|
; RUN: llvm-as < %s | llc -march=x86-64
%struct.tempsym_t = type { i8*, i8*, i8*, i8*, i32, i32, i32, i32, i32 }
define fastcc signext i8 @S_next_symbol(%struct.tempsym_t* %symptr) nounwind ssp {
entry:
br label %bb116
bb: ; preds = %bb116
switch i8 undef, label %bb14 [
i8 9, label %bb116
i8 32, label %bb116
i8 10, label %bb116
i8 13, label %bb116
i8 12, label %bb116
]
bb14: ; preds = %bb
br i1 undef, label %bb75, label %bb115
bb75: ; preds = %bb14
%srcval16 = load i448* null, align 8 ; <i448> [#uses=1]
%tmp = zext i32 undef to i448 ; <i448> [#uses=1]
%tmp15 = shl i448 %tmp, 288 ; <i448> [#uses=1]
%mask = and i448 %srcval16, -2135987035423586845985235064014169866455883682256196619149693890381755748887481053010428711403521 ; <i448> [#uses=1]
%ins = or i448 %tmp15, %mask ; <i448> [#uses=1]
store i448 %ins, i448* null, align 8
ret i8 1
bb115: ; preds = %bb14
ret i8 1
bb116: ; preds = %bb, %bb, %bb, %bb, %bb, %entry
br i1 undef, label %bb, label %bb117
bb117: ; preds = %bb116
ret i8 0
}
|
