1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
|
/*
* Copyright (C) 2020 Linux Studio Plugins Project <https://lsp-plug.in/>
* (C) 2020 Vladimir Sadovnikov <sadko4u@gmail.com>
*
* This file is part of lsp-dsp-lib
* Created on: 31 мар. 2020 г.
*
* lsp-dsp-lib is free software: you can redistribute it and/or modify
* it under the terms of the GNU Lesser General Public License as published by
* the Free Software Foundation, either version 3 of the License, or
* any later version.
*
* lsp-dsp-lib is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU Lesser General Public License for more details.
*
* You should have received a copy of the GNU Lesser General Public License
* along with lsp-dsp-lib. If not, see <https://www.gnu.org/licenses/>.
*/
#ifndef PRIVATE_DSP_ARCH_AARCH64_ASIMD_PMATH_OP_KX_H_
#define PRIVATE_DSP_ARCH_AARCH64_ASIMD_PMATH_OP_KX_H_
#ifndef PRIVATE_DSP_ARCH_AARCH64_ASIMD_IMPL
#error "This header should not be included directly"
#endif /* PRIVATE_DSP_ARCH_AARCH64_ASIMD_IMPL */
namespace lsp
{
namespace asimd
{
#define OP_DORDER(a, b) a "," b
#define OP_RORDER(a, b) b "," a
#define OP_K2_CORE(DST, OP, ORDER) \
__ASM_EMIT("subs %[count], %[count], #32") \
__ASM_EMIT("mov v17.16b, v16.16b") \
__ASM_EMIT("b.lo 2f") \
/* 32x blocks */ \
__ASM_EMIT("1:") \
__ASM_EMIT("ldp q0, q1, [%[" DST "], #0x00]") \
__ASM_EMIT("ldp q2, q3, [%[" DST "], #0x20]") \
__ASM_EMIT("ldp q4, q5, [%[" DST "], #0x40]") \
__ASM_EMIT("ldp q6, q7, [%[" DST "], #0x60]") \
__ASM_EMIT(OP " v0.4s, " ORDER("v0.4s", "v16.4s")) \
__ASM_EMIT(OP " v1.4s, " ORDER("v1.4s", "v17.4s")) \
__ASM_EMIT(OP " v2.4s, " ORDER("v2.4s", "v16.4s")) \
__ASM_EMIT(OP " v3.4s, " ORDER("v3.4s", "v17.4s")) \
__ASM_EMIT(OP " v4.4s, " ORDER("v4.4s", "v16.4s")) \
__ASM_EMIT(OP " v5.4s, " ORDER("v5.4s", "v17.4s")) \
__ASM_EMIT(OP " v6.4s, " ORDER("v6.4s", "v16.4s")) \
__ASM_EMIT(OP " v7.4s, " ORDER("v7.4s", "v17.4s")) \
__ASM_EMIT("stp q0, q1, [%[" DST "], #0x00]") \
__ASM_EMIT("stp q2, q3, [%[" DST "], #0x20]") \
__ASM_EMIT("stp q4, q5, [%[" DST "], #0x40]") \
__ASM_EMIT("stp q6, q7, [%[" DST "], #0x60]") \
__ASM_EMIT("subs %[count], %[count], #32") \
__ASM_EMIT("add %[dst], %[dst], #0x80") \
__ASM_EMIT("b.hs 1b") \
/* 16x block */ \
__ASM_EMIT("2:") \
__ASM_EMIT("adds %[count], %[count], #16") /* 32 - 16 */ \
__ASM_EMIT("b.lt 4f") \
__ASM_EMIT("ldp q0, q1, [%[" DST "], #0x00]") \
__ASM_EMIT("ldp q2, q3, [%[" DST "], #0x20]") \
__ASM_EMIT(OP " v0.4s, " ORDER("v0.4s", "v16.4s")) \
__ASM_EMIT(OP " v1.4s, " ORDER("v1.4s", "v17.4s")) \
__ASM_EMIT(OP " v2.4s, " ORDER("v2.4s", "v16.4s")) \
__ASM_EMIT(OP " v3.4s, " ORDER("v3.4s", "v17.4s")) \
__ASM_EMIT("stp q0, q1, [%[" DST "], #0x00]") \
__ASM_EMIT("stp q2, q3, [%[" DST "], #0x20]") \
__ASM_EMIT("sub %[count], %[count], #16") \
__ASM_EMIT("add %[dst], %[dst], #0x40") \
/* 8x block */ \
__ASM_EMIT("4:") \
__ASM_EMIT("adds %[count], %[count], #8") /* 16 - 8 */ \
__ASM_EMIT("b.lt 6f") \
__ASM_EMIT("ldp q0, q1, [%[" DST "], #0x00]") \
__ASM_EMIT(OP " v0.4s, " ORDER("v0.4s", "v16.4s")) \
__ASM_EMIT(OP " v1.4s, " ORDER("v1.4s", "v17.4s")) \
__ASM_EMIT("stp q0, q1, [%[" DST "], #0x00]") \
__ASM_EMIT("sub %[count], %[count], #8") \
__ASM_EMIT("add %[dst], %[dst], #0x20") \
/* 4x block */ \
__ASM_EMIT("6:") \
__ASM_EMIT("adds %[count], %[count], #4") /* 8 - 4 */ \
__ASM_EMIT("b.lt 8f") \
__ASM_EMIT("ldr q0, [%[" DST "], #0x00]") \
__ASM_EMIT(OP " v0.4s, " ORDER("v0.4s", "v16.4s")) \
__ASM_EMIT("str q0, [%[" DST "], #0x00]") \
__ASM_EMIT("sub %[count], %[count], #4") \
__ASM_EMIT("add %[dst], %[dst], #0x10") \
/* 1x block */ \
__ASM_EMIT("8:") \
__ASM_EMIT("adds %[count], %[count], #3") /* 4 - 3 */ \
__ASM_EMIT("b.lt 10f") \
__ASM_EMIT("9:") \
__ASM_EMIT("ld1r {v0.4s}, [%[" DST "]]") \
__ASM_EMIT(OP " v0.4s, " ORDER("v0.4s", "v16.4s")) \
__ASM_EMIT("st1 {v0.s}[0], [%[" DST "]]") \
__ASM_EMIT("subs %[count], %[count], #1") \
__ASM_EMIT("add %[dst], %[dst], #0x04") \
__ASM_EMIT("bge 9b") \
__ASM_EMIT("10:")
#define OP_K3_CORE(DST, SRC, OP, ORDER) \
__ASM_EMIT("subs %[count], %[count], #32") \
__ASM_EMIT("mov v17.16b, v16.16b") \
__ASM_EMIT("b.lo 2f") \
/* 32x blocks */ \
__ASM_EMIT("1:") \
__ASM_EMIT("ldp q0, q1, [%[" SRC "], #0x00]") \
__ASM_EMIT("ldp q2, q3, [%[" SRC "], #0x20]") \
__ASM_EMIT("ldp q4, q5, [%[" SRC "], #0x40]") \
__ASM_EMIT("ldp q6, q7, [%[" SRC "], #0x60]") \
__ASM_EMIT(OP " v0.4s, " ORDER("v0.4s", "v16.4s")) \
__ASM_EMIT(OP " v1.4s, " ORDER("v1.4s", "v17.4s")) \
__ASM_EMIT(OP " v2.4s, " ORDER("v2.4s", "v16.4s")) \
__ASM_EMIT(OP " v3.4s, " ORDER("v3.4s", "v17.4s")) \
__ASM_EMIT(OP " v4.4s, " ORDER("v4.4s", "v16.4s")) \
__ASM_EMIT(OP " v5.4s, " ORDER("v5.4s", "v17.4s")) \
__ASM_EMIT(OP " v6.4s, " ORDER("v6.4s", "v16.4s")) \
__ASM_EMIT(OP " v7.4s, " ORDER("v7.4s", "v17.4s")) \
__ASM_EMIT("stp q0, q1, [%[" DST "], #0x00]") \
__ASM_EMIT("stp q2, q3, [%[" DST "], #0x20]") \
__ASM_EMIT("stp q4, q5, [%[" DST "], #0x40]") \
__ASM_EMIT("stp q6, q7, [%[" DST "], #0x60]") \
__ASM_EMIT("subs %[count], %[count], #32") \
__ASM_EMIT("add %[src], %[src], #0x80") \
__ASM_EMIT("add %[dst], %[dst], #0x80") \
__ASM_EMIT("b.hs 1b") \
/* 16x block */ \
__ASM_EMIT("2:") \
__ASM_EMIT("adds %[count], %[count], #16") /* 32 - 16 */ \
__ASM_EMIT("b.lt 4f") \
__ASM_EMIT("ldp q0, q1, [%[" SRC "], #0x00]") \
__ASM_EMIT("ldp q2, q3, [%[" SRC "], #0x20]") \
__ASM_EMIT(OP " v0.4s, " ORDER("v0.4s", "v16.4s")) \
__ASM_EMIT(OP " v1.4s, " ORDER("v1.4s", "v17.4s")) \
__ASM_EMIT(OP " v2.4s, " ORDER("v2.4s", "v16.4s")) \
__ASM_EMIT(OP " v3.4s, " ORDER("v3.4s", "v17.4s")) \
__ASM_EMIT("stp q0, q1, [%[" DST "], #0x00]") \
__ASM_EMIT("stp q2, q3, [%[" DST "], #0x20]") \
__ASM_EMIT("sub %[count], %[count], #16") \
__ASM_EMIT("add %[src], %[src], #0x40") \
__ASM_EMIT("add %[dst], %[dst], #0x40") \
/* 8x block */ \
__ASM_EMIT("4:") \
__ASM_EMIT("adds %[count], %[count], #8") /* 16 - 8 */ \
__ASM_EMIT("b.lt 6f") \
__ASM_EMIT("ldp q0, q1, [%[" SRC "], #0x00]") \
__ASM_EMIT(OP " v0.4s, " ORDER("v0.4s", "v16.4s")) \
__ASM_EMIT(OP " v1.4s, " ORDER("v1.4s", "v17.4s")) \
__ASM_EMIT("stp q0, q1, [%[" DST "], #0x00]") \
__ASM_EMIT("sub %[count], %[count], #8") \
__ASM_EMIT("add %[src], %[src], #0x20") \
__ASM_EMIT("add %[dst], %[dst], #0x20") \
/* 4x block */ \
__ASM_EMIT("6:") \
__ASM_EMIT("adds %[count], %[count], #4") /* 8 - 4 */ \
__ASM_EMIT("b.lt 8f") \
__ASM_EMIT("ldr q0, [%[" SRC "], #0x00]") \
__ASM_EMIT(OP " v0.4s, " ORDER("v0.4s", "v16.4s")) \
__ASM_EMIT("str q0, [%[" DST "], #0x00]") \
__ASM_EMIT("sub %[count], %[count], #4") \
__ASM_EMIT("add %[src], %[src], #0x10") \
__ASM_EMIT("add %[dst], %[dst], #0x10") \
/* 1x block */ \
__ASM_EMIT("8:") \
__ASM_EMIT("adds %[count], %[count], #3") /* 4 - 3 */ \
__ASM_EMIT("b.lt 10f") \
__ASM_EMIT("9:") \
__ASM_EMIT("ld1r {v0.4s}, [%[" SRC "]]") \
__ASM_EMIT(OP " v0.4s, " ORDER("v0.4s", "v16.4s")) \
__ASM_EMIT("st1 {v0.s}[0], [%[" DST "]]") \
__ASM_EMIT("subs %[count], %[count], #1") \
__ASM_EMIT("add %[src], %[src], #0x04") \
__ASM_EMIT("add %[dst], %[dst], #0x04") \
__ASM_EMIT("bge 9b") \
__ASM_EMIT("10:")
#define OP_DIV2_CORE(DST) \
__ASM_EMIT("subs %[count], %[count], #32") \
__ASM_EMIT("mov v9.16b, v8.16b") \
__ASM_EMIT("b.lo 2f") \
/* 32x blocks */ \
__ASM_EMIT("1:") \
__ASM_EMIT("ldp q0, q1, [%[" DST "], #0x00]") \
__ASM_EMIT("ldp q2, q3, [%[" DST "], #0x20]") \
__ASM_EMIT("ldp q4, q5, [%[" DST "], #0x40]") \
__ASM_EMIT("ldp q6, q7, [%[" DST "], #0x60]") \
__ASM_EMIT("frecpe v16.4s, v0.4s") /* v16 = s2 */ \
__ASM_EMIT("frecpe v17.4s, v1.4s") \
__ASM_EMIT("frecpe v18.4s, v2.4s") \
__ASM_EMIT("frecpe v19.4s, v3.4s") \
__ASM_EMIT("frecpe v20.4s, v4.4s") \
__ASM_EMIT("frecpe v21.4s, v5.4s") \
__ASM_EMIT("frecpe v22.4s, v6.4s") \
__ASM_EMIT("frecpe v23.4s, v7.4s") \
__ASM_EMIT("frecps v24.4s, v16.4s, v0.4s") /* v24 = (2 - R*s2) */ \
__ASM_EMIT("frecps v25.4s, v17.4s, v1.4s") \
__ASM_EMIT("frecps v26.4s, v18.4s, v2.4s") \
__ASM_EMIT("frecps v27.4s, v19.4s, v3.4s") \
__ASM_EMIT("frecps v28.4s, v20.4s, v4.4s") \
__ASM_EMIT("frecps v29.4s, v21.4s, v5.4s") \
__ASM_EMIT("frecps v30.4s, v22.4s, v6.4s") \
__ASM_EMIT("frecps v31.4s, v23.4s, v7.4s") \
__ASM_EMIT("fmul v16.4s, v24.4s, v16.4s") /* v16 = s2' = s2 * (2 - R*s2) */ \
__ASM_EMIT("fmul v17.4s, v25.4s, v17.4s") \
__ASM_EMIT("fmul v18.4s, v26.4s, v18.4s") \
__ASM_EMIT("fmul v19.4s, v27.4s, v19.4s") \
__ASM_EMIT("fmul v20.4s, v28.4s, v20.4s") \
__ASM_EMIT("fmul v21.4s, v29.4s, v21.4s") \
__ASM_EMIT("fmul v22.4s, v30.4s, v22.4s") \
__ASM_EMIT("fmul v23.4s, v31.4s, v23.4s") \
__ASM_EMIT("frecps v24.4s, v16.4s, v0.4s") /* v24 = (2 - R*s2') */ \
__ASM_EMIT("frecps v25.4s, v17.4s, v1.4s") \
__ASM_EMIT("frecps v26.4s, v18.4s, v2.4s") \
__ASM_EMIT("frecps v27.4s, v19.4s, v3.4s") \
__ASM_EMIT("frecps v28.4s, v20.4s, v4.4s") \
__ASM_EMIT("frecps v29.4s, v21.4s, v5.4s") \
__ASM_EMIT("frecps v30.4s, v22.4s, v6.4s") \
__ASM_EMIT("frecps v31.4s, v23.4s, v7.4s") \
__ASM_EMIT("fmul v0.4s, v24.4s, v16.4s") /* v0 = s2" = s2' * (2 - R*s2) = 1/s2 */ \
__ASM_EMIT("fmul v1.4s, v25.4s, v17.4s") \
__ASM_EMIT("fmul v2.4s, v26.4s, v18.4s") \
__ASM_EMIT("fmul v3.4s, v27.4s, v19.4s") \
__ASM_EMIT("fmul v4.4s, v28.4s, v20.4s") \
__ASM_EMIT("fmul v5.4s, v29.4s, v21.4s") \
__ASM_EMIT("fmul v6.4s, v30.4s, v22.4s") \
__ASM_EMIT("fmul v7.4s, v31.4s, v23.4s") \
__ASM_EMIT("fmul v0.4s, v0.4s, v8.4s") /* s1 / s2 */ \
__ASM_EMIT("fmul v1.4s, v1.4s, v9.4s") \
__ASM_EMIT("fmul v2.4s, v2.4s, v8.4s") \
__ASM_EMIT("fmul v3.4s, v3.4s, v9.4s") \
__ASM_EMIT("fmul v4.4s, v4.4s, v8.4s") \
__ASM_EMIT("fmul v5.4s, v5.4s, v9.4s") \
__ASM_EMIT("fmul v6.4s, v6.4s, v8.4s") \
__ASM_EMIT("fmul v7.4s, v7.4s, v9.4s") \
__ASM_EMIT("stp q0, q1, [%[" DST "], #0x00]") \
__ASM_EMIT("stp q2, q3, [%[" DST "], #0x20]") \
__ASM_EMIT("stp q4, q5, [%[" DST "], #0x40]") \
__ASM_EMIT("stp q6, q7, [%[" DST "], #0x60]") \
__ASM_EMIT("subs %[count], %[count], #32") \
__ASM_EMIT("add %[dst], %[dst], #0x80") \
__ASM_EMIT("b.hs 1b") \
/* 16x block */ \
__ASM_EMIT("2:") \
__ASM_EMIT("adds %[count], %[count], #16") /* 32 - 16 */ \
__ASM_EMIT("b.lt 4f") \
__ASM_EMIT("ldp q0, q1, [%[" DST "], #0x00]") \
__ASM_EMIT("ldp q2, q3, [%[" DST "], #0x20]") \
__ASM_EMIT("frecpe v16.4s, v0.4s") /* v16 = s2 */ \
__ASM_EMIT("frecpe v17.4s, v1.4s") \
__ASM_EMIT("frecpe v18.4s, v2.4s") \
__ASM_EMIT("frecpe v19.4s, v3.4s") \
__ASM_EMIT("frecps v24.4s, v16.4s, v0.4s") /* v24 = (2 - R*s2) */ \
__ASM_EMIT("frecps v25.4s, v17.4s, v1.4s") \
__ASM_EMIT("frecps v26.4s, v18.4s, v2.4s") \
__ASM_EMIT("frecps v27.4s, v19.4s, v3.4s") \
__ASM_EMIT("fmul v16.4s, v24.4s, v16.4s") /* v16 = s2' = s2 * (2 - R*s2) */ \
__ASM_EMIT("fmul v17.4s, v25.4s, v17.4s") \
__ASM_EMIT("fmul v18.4s, v26.4s, v18.4s") \
__ASM_EMIT("fmul v19.4s, v27.4s, v19.4s") \
__ASM_EMIT("frecps v24.4s, v16.4s, v0.4s") /* v24 = (2 - R*s2') */ \
__ASM_EMIT("frecps v25.4s, v17.4s, v1.4s") \
__ASM_EMIT("frecps v26.4s, v18.4s, v2.4s") \
__ASM_EMIT("frecps v27.4s, v19.4s, v3.4s") \
__ASM_EMIT("fmul v0.4s, v24.4s, v16.4s") /* v0 = s2" = s2' * (2 - R*s2) = 1/s2 */ \
__ASM_EMIT("fmul v1.4s, v25.4s, v17.4s") \
__ASM_EMIT("fmul v2.4s, v26.4s, v18.4s") \
__ASM_EMIT("fmul v3.4s, v27.4s, v19.4s") \
__ASM_EMIT("fmul v0.4s, v0.4s, v8.4s") /* s1 / s2 */ \
__ASM_EMIT("fmul v1.4s, v1.4s, v9.4s") \
__ASM_EMIT("fmul v2.4s, v2.4s, v8.4s") \
__ASM_EMIT("fmul v3.4s, v3.4s, v9.4s") \
__ASM_EMIT("stp q0, q1, [%[" DST "], #0x00]") \
__ASM_EMIT("stp q2, q3, [%[" DST "], #0x20]") \
__ASM_EMIT("sub %[count], %[count], #16") \
__ASM_EMIT("add %[dst], %[dst], #0x40") \
/* 8x block */ \
__ASM_EMIT("4:") \
__ASM_EMIT("adds %[count], %[count], #8") /* 16 - 8 */ \
__ASM_EMIT("b.lt 6f") \
__ASM_EMIT("ldp q0, q1, [%[" DST "], #0x00]") \
__ASM_EMIT("frecpe v16.4s, v0.4s") /* v16 = s2 */ \
__ASM_EMIT("frecpe v17.4s, v1.4s") \
__ASM_EMIT("frecps v24.4s, v16.4s, v0.4s") /* v24 = (2 - R*s2) */ \
__ASM_EMIT("frecps v25.4s, v17.4s, v1.4s") \
__ASM_EMIT("fmul v16.4s, v24.4s, v16.4s") /* v16 = s2' = s2 * (2 - R*s2) */ \
__ASM_EMIT("fmul v17.4s, v25.4s, v17.4s") \
__ASM_EMIT("frecps v24.4s, v16.4s, v0.4s") /* v24 = (2 - R*s2') */ \
__ASM_EMIT("frecps v25.4s, v17.4s, v1.4s") \
__ASM_EMIT("fmul v0.4s, v24.4s, v16.4s") /* v0 = s2" = s2' * (2 - R*s2) = 1/s2 */ \
__ASM_EMIT("fmul v1.4s, v25.4s, v17.4s") \
__ASM_EMIT("fmul v0.4s, v0.4s, v8.4s") /* s1 / s2 */ \
__ASM_EMIT("fmul v1.4s, v1.4s, v9.4s") \
__ASM_EMIT("stp q0, q1, [%[" DST "], #0x00]") \
__ASM_EMIT("sub %[count], %[count], #8") \
__ASM_EMIT("add %[dst], %[dst], #0x20") \
/* 4x block */ \
__ASM_EMIT("6:") \
__ASM_EMIT("adds %[count], %[count], #4") /* 8 - 4 */ \
__ASM_EMIT("b.lt 8f") \
__ASM_EMIT("ldr q0, [%[" DST "], #0x00]") \
__ASM_EMIT("frecpe v16.4s, v0.4s") /* v16 = s2 */ \
__ASM_EMIT("frecps v24.4s, v16.4s, v0.4s") /* v24 = (2 - R*s2) */ \
__ASM_EMIT("fmul v16.4s, v24.4s, v16.4s") /* v16 = s2' = s2 * (2 - R*s2) */ \
__ASM_EMIT("frecps v24.4s, v16.4s, v0.4s") /* v24 = (2 - R*s2') */ \
__ASM_EMIT("fmul v0.4s, v24.4s, v16.4s") /* v0 = s2" = s2' * (2 - R*s2) = 1/s2 */ \
__ASM_EMIT("fmul v0.4s, v0.4s, v8.4s") /* s1 / s2 */ \
__ASM_EMIT("str q0, [%[" DST "], #0x00]") \
__ASM_EMIT("sub %[count], %[count], #4") \
__ASM_EMIT("add %[dst], %[dst], #0x10") \
/* 1x block */ \
__ASM_EMIT("8:") \
__ASM_EMIT("adds %[count], %[count], #3") /* 4 - 3 */ \
__ASM_EMIT("b.lt 10f") \
__ASM_EMIT("9:") \
__ASM_EMIT("ld1r {v0.4s}, [%[" DST "]]") \
__ASM_EMIT("frecpe v16.4s, v0.4s") /* v16 = s2 */ \
__ASM_EMIT("frecps v24.4s, v16.4s, v0.4s") /* v24 = (2 - R*s2) */ \
__ASM_EMIT("fmul v16.4s, v24.4s, v16.4s") /* v16 = s2' = s2 * (2 - R*s2) */ \
__ASM_EMIT("frecps v24.4s, v16.4s, v0.4s") /* v24 = (2 - R*s2') */ \
__ASM_EMIT("fmul v0.4s, v24.4s, v16.4s") /* v0 = s2" = s2' * (2 - R*s2) = 1/s2 */ \
__ASM_EMIT("fmul v0.4s, v0.4s, v8.4s") /* s1 / s2 */ \
__ASM_EMIT("st1 {v0.s}[0], [%[" DST "]]") \
__ASM_EMIT("subs %[count], %[count], #1") \
__ASM_EMIT("add %[dst], %[dst], #0x04") \
__ASM_EMIT("bge 9b") \
__ASM_EMIT("10:")
#define OP_DIV3_CORE(DST, SRC) \
__ASM_EMIT("subs %[count], %[count], #32") \
__ASM_EMIT("mov v9.16b, v8.16b") \
__ASM_EMIT("b.lo 2f") \
/* 32x blocks */ \
__ASM_EMIT("1:") \
__ASM_EMIT("ldp q0, q1, [%[" SRC "], #0x00]") \
__ASM_EMIT("ldp q2, q3, [%[" SRC "], #0x20]") \
__ASM_EMIT("ldp q4, q5, [%[" SRC "], #0x40]") \
__ASM_EMIT("ldp q6, q7, [%[" SRC "], #0x60]") \
__ASM_EMIT("frecpe v16.4s, v0.4s") /* v16 = s2 */ \
__ASM_EMIT("frecpe v17.4s, v1.4s") \
__ASM_EMIT("frecpe v18.4s, v2.4s") \
__ASM_EMIT("frecpe v19.4s, v3.4s") \
__ASM_EMIT("frecpe v20.4s, v4.4s") \
__ASM_EMIT("frecpe v21.4s, v5.4s") \
__ASM_EMIT("frecpe v22.4s, v6.4s") \
__ASM_EMIT("frecpe v23.4s, v7.4s") \
__ASM_EMIT("frecps v24.4s, v16.4s, v0.4s") /* v24 = (2 - R*s2) */ \
__ASM_EMIT("frecps v25.4s, v17.4s, v1.4s") \
__ASM_EMIT("frecps v26.4s, v18.4s, v2.4s") \
__ASM_EMIT("frecps v27.4s, v19.4s, v3.4s") \
__ASM_EMIT("frecps v28.4s, v20.4s, v4.4s") \
__ASM_EMIT("frecps v29.4s, v21.4s, v5.4s") \
__ASM_EMIT("frecps v30.4s, v22.4s, v6.4s") \
__ASM_EMIT("frecps v31.4s, v23.4s, v7.4s") \
__ASM_EMIT("fmul v16.4s, v24.4s, v16.4s") /* v16 = s2' = s2 * (2 - R*s2) */ \
__ASM_EMIT("fmul v17.4s, v25.4s, v17.4s") \
__ASM_EMIT("fmul v18.4s, v26.4s, v18.4s") \
__ASM_EMIT("fmul v19.4s, v27.4s, v19.4s") \
__ASM_EMIT("fmul v20.4s, v28.4s, v20.4s") \
__ASM_EMIT("fmul v21.4s, v29.4s, v21.4s") \
__ASM_EMIT("fmul v22.4s, v30.4s, v22.4s") \
__ASM_EMIT("fmul v23.4s, v31.4s, v23.4s") \
__ASM_EMIT("frecps v24.4s, v16.4s, v0.4s") /* v24 = (2 - R*s2') */ \
__ASM_EMIT("frecps v25.4s, v17.4s, v1.4s") \
__ASM_EMIT("frecps v26.4s, v18.4s, v2.4s") \
__ASM_EMIT("frecps v27.4s, v19.4s, v3.4s") \
__ASM_EMIT("frecps v28.4s, v20.4s, v4.4s") \
__ASM_EMIT("frecps v29.4s, v21.4s, v5.4s") \
__ASM_EMIT("frecps v30.4s, v22.4s, v6.4s") \
__ASM_EMIT("frecps v31.4s, v23.4s, v7.4s") \
__ASM_EMIT("fmul v0.4s, v24.4s, v16.4s") /* v0 = s2" = s2' * (2 - R*s2) = 1/s2 */ \
__ASM_EMIT("fmul v1.4s, v25.4s, v17.4s") \
__ASM_EMIT("fmul v2.4s, v26.4s, v18.4s") \
__ASM_EMIT("fmul v3.4s, v27.4s, v19.4s") \
__ASM_EMIT("fmul v4.4s, v28.4s, v20.4s") \
__ASM_EMIT("fmul v5.4s, v29.4s, v21.4s") \
__ASM_EMIT("fmul v6.4s, v30.4s, v22.4s") \
__ASM_EMIT("fmul v7.4s, v31.4s, v23.4s") \
__ASM_EMIT("fmul v0.4s, v0.4s, v8.4s") /* s1 / s2 */ \
__ASM_EMIT("fmul v1.4s, v1.4s, v9.4s") \
__ASM_EMIT("fmul v2.4s, v2.4s, v8.4s") \
__ASM_EMIT("fmul v3.4s, v3.4s, v9.4s") \
__ASM_EMIT("fmul v4.4s, v4.4s, v8.4s") \
__ASM_EMIT("fmul v5.4s, v5.4s, v9.4s") \
__ASM_EMIT("fmul v6.4s, v6.4s, v8.4s") \
__ASM_EMIT("fmul v7.4s, v7.4s, v9.4s") \
__ASM_EMIT("stp q0, q1, [%[" DST "], #0x00]") \
__ASM_EMIT("stp q2, q3, [%[" DST "], #0x20]") \
__ASM_EMIT("stp q4, q5, [%[" DST "], #0x40]") \
__ASM_EMIT("stp q6, q7, [%[" DST "], #0x60]") \
__ASM_EMIT("subs %[count], %[count], #32") \
__ASM_EMIT("add %[src], %[src], #0x80") \
__ASM_EMIT("add %[dst], %[dst], #0x80") \
__ASM_EMIT("b.hs 1b") \
/* 16x block */ \
__ASM_EMIT("2:") \
__ASM_EMIT("adds %[count], %[count], #16") /* 32 - 16 */ \
__ASM_EMIT("b.lt 4f") \
__ASM_EMIT("ldp q0, q1, [%[" SRC "], #0x00]") \
__ASM_EMIT("ldp q2, q3, [%[" SRC "], #0x20]") \
__ASM_EMIT("frecpe v16.4s, v0.4s") /* v16 = s2 */ \
__ASM_EMIT("frecpe v17.4s, v1.4s") \
__ASM_EMIT("frecpe v18.4s, v2.4s") \
__ASM_EMIT("frecpe v19.4s, v3.4s") \
__ASM_EMIT("frecps v24.4s, v16.4s, v0.4s") /* v24 = (2 - R*s2) */ \
__ASM_EMIT("frecps v25.4s, v17.4s, v1.4s") \
__ASM_EMIT("frecps v26.4s, v18.4s, v2.4s") \
__ASM_EMIT("frecps v27.4s, v19.4s, v3.4s") \
__ASM_EMIT("fmul v16.4s, v24.4s, v16.4s") /* v16 = s2' = s2 * (2 - R*s2) */ \
__ASM_EMIT("fmul v17.4s, v25.4s, v17.4s") \
__ASM_EMIT("fmul v18.4s, v26.4s, v18.4s") \
__ASM_EMIT("fmul v19.4s, v27.4s, v19.4s") \
__ASM_EMIT("frecps v24.4s, v16.4s, v0.4s") /* v24 = (2 - R*s2') */ \
__ASM_EMIT("frecps v25.4s, v17.4s, v1.4s") \
__ASM_EMIT("frecps v26.4s, v18.4s, v2.4s") \
__ASM_EMIT("frecps v27.4s, v19.4s, v3.4s") \
__ASM_EMIT("fmul v0.4s, v24.4s, v16.4s") /* v0 = s2" = s2' * (2 - R*s2) = 1/s2 */ \
__ASM_EMIT("fmul v1.4s, v25.4s, v17.4s") \
__ASM_EMIT("fmul v2.4s, v26.4s, v18.4s") \
__ASM_EMIT("fmul v3.4s, v27.4s, v19.4s") \
__ASM_EMIT("fmul v0.4s, v0.4s, v8.4s") /* s1 / s2 */ \
__ASM_EMIT("fmul v1.4s, v1.4s, v9.4s") \
__ASM_EMIT("fmul v2.4s, v2.4s, v8.4s") \
__ASM_EMIT("fmul v3.4s, v3.4s, v9.4s") \
__ASM_EMIT("stp q0, q1, [%[" DST "], #0x00]") \
__ASM_EMIT("stp q2, q3, [%[" DST "], #0x20]") \
__ASM_EMIT("sub %[count], %[count], #16") \
__ASM_EMIT("add %[src], %[src], #0x40") \
__ASM_EMIT("add %[dst], %[dst], #0x40") \
/* 8x block */ \
__ASM_EMIT("4:") \
__ASM_EMIT("adds %[count], %[count], #8") /* 16 - 8 */ \
__ASM_EMIT("b.lt 6f") \
__ASM_EMIT("ldp q0, q1, [%[" SRC "], #0x00]") \
__ASM_EMIT("frecpe v16.4s, v0.4s") /* v16 = s2 */ \
__ASM_EMIT("frecpe v17.4s, v1.4s") \
__ASM_EMIT("frecps v24.4s, v16.4s, v0.4s") /* v24 = (2 - R*s2) */ \
__ASM_EMIT("frecps v25.4s, v17.4s, v1.4s") \
__ASM_EMIT("fmul v16.4s, v24.4s, v16.4s") /* v16 = s2' = s2 * (2 - R*s2) */ \
__ASM_EMIT("fmul v17.4s, v25.4s, v17.4s") \
__ASM_EMIT("frecps v24.4s, v16.4s, v0.4s") /* v24 = (2 - R*s2') */ \
__ASM_EMIT("frecps v25.4s, v17.4s, v1.4s") \
__ASM_EMIT("fmul v0.4s, v24.4s, v16.4s") /* v0 = s2" = s2' * (2 - R*s2) = 1/s2 */ \
__ASM_EMIT("fmul v1.4s, v25.4s, v17.4s") \
__ASM_EMIT("fmul v0.4s, v0.4s, v8.4s") /* s1 / s2 */ \
__ASM_EMIT("fmul v1.4s, v1.4s, v9.4s") \
__ASM_EMIT("stp q0, q1, [%[" DST "], #0x00]") \
__ASM_EMIT("sub %[count], %[count], #8") \
__ASM_EMIT("add %[src], %[src], #0x20") \
__ASM_EMIT("add %[dst], %[dst], #0x20") \
/* 4x block */ \
__ASM_EMIT("6:") \
__ASM_EMIT("adds %[count], %[count], #4") /* 8 - 4 */ \
__ASM_EMIT("b.lt 8f") \
__ASM_EMIT("ldr q0, [%[" SRC "], #0x00]") \
__ASM_EMIT("frecpe v16.4s, v0.4s") /* v16 = s2 */ \
__ASM_EMIT("frecps v24.4s, v16.4s, v0.4s") /* v24 = (2 - R*s2) */ \
__ASM_EMIT("fmul v16.4s, v24.4s, v16.4s") /* v16 = s2' = s2 * (2 - R*s2) */ \
__ASM_EMIT("frecps v24.4s, v16.4s, v0.4s") /* v24 = (2 - R*s2') */ \
__ASM_EMIT("fmul v0.4s, v24.4s, v16.4s") /* v0 = s2" = s2' * (2 - R*s2) = 1/s2 */ \
__ASM_EMIT("fmul v0.4s, v0.4s, v8.4s") /* s1 / s2 */ \
__ASM_EMIT("str q0, [%[" DST "], #0x00]") \
__ASM_EMIT("sub %[count], %[count], #4") \
__ASM_EMIT("add %[src], %[src], #0x10") \
__ASM_EMIT("add %[dst], %[dst], #0x10") \
/* 1x block */ \
__ASM_EMIT("8:") \
__ASM_EMIT("adds %[count], %[count], #3") /* 4 - 3 */ \
__ASM_EMIT("b.lt 10f") \
__ASM_EMIT("9:") \
__ASM_EMIT("ld1r {v0.4s}, [%[" SRC "]]") \
__ASM_EMIT("frecpe v16.4s, v0.4s") /* v16 = s2 */ \
__ASM_EMIT("frecps v24.4s, v16.4s, v0.4s") /* v24 = (2 - R*s2) */ \
__ASM_EMIT("fmul v16.4s, v24.4s, v16.4s") /* v16 = s2' = s2 * (2 - R*s2) */ \
__ASM_EMIT("frecps v24.4s, v16.4s, v0.4s") /* v24 = (2 - R*s2') */ \
__ASM_EMIT("fmul v0.4s, v24.4s, v16.4s") /* v0 = s2" = s2' * (2 - R*s2) = 1/s2 */ \
__ASM_EMIT("fmul v0.4s, v0.4s, v8.4s") /* s1 / s2 */ \
__ASM_EMIT("st1 {v0.s}[0], [%[" DST "]]") \
__ASM_EMIT("subs %[count], %[count], #1") \
__ASM_EMIT("add %[src], %[src], #0x04") \
__ASM_EMIT("add %[dst], %[dst], #0x04") \
__ASM_EMIT("bge 9b") \
__ASM_EMIT("10:")
void add_k2(float *dst, float k, size_t count)
{
IF_ARCH_AARCH64(float *pk = &k);
ARCH_AARCH64_ASM
(
__ASM_EMIT("ld1r {v16.4s}, [%[k]]")
OP_K2_CORE("dst", "fadd", OP_DORDER)
: [dst] "+r" (dst),
[count] "+r" (count)
: [k] "r" (pk)
: "cc", "memory",
"v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7",
"v16", "v17"
);
}
void sub_k2(float *dst, float k, size_t count)
{
IF_ARCH_AARCH64(float *pk = &k);
ARCH_AARCH64_ASM
(
__ASM_EMIT("ld1r {v16.4s}, [%[k]]")
OP_K2_CORE("dst", "fsub", OP_DORDER)
: [dst] "+r" (dst),
[count] "+r" (count)
: [k] "r" (pk)
: "cc", "memory",
"v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7",
"v16", "v17"
);
}
void rsub_k2(float *dst, float k, size_t count)
{
IF_ARCH_AARCH64(float *pk = &k);
ARCH_AARCH64_ASM
(
__ASM_EMIT("ld1r {v16.4s}, [%[k]]")
OP_K2_CORE("dst", "fsub", OP_RORDER)
: [dst] "+r" (dst),
[count] "+r" (count)
: [k] "r" (pk)
: "cc", "memory",
"v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7",
"v16", "v17"
);
}
void mul_k2(float *dst, float k, size_t count)
{
IF_ARCH_AARCH64(float *pk = &k);
ARCH_AARCH64_ASM
(
__ASM_EMIT("ld1r {v16.4s}, [%[k]]")
OP_K2_CORE("dst", "fmul", OP_DORDER)
: [dst] "+r" (dst),
[count] "+r" (count)
: [k] "r" (pk)
: "cc", "memory",
"v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7",
"v16", "v17"
);
}
void div_k2(float *dst, float k, size_t count)
{
IF_ARCH_AARCH64(float *pk = &k);
ARCH_AARCH64_ASM
(
__ASM_EMIT("ld1r {v0.4s}, [%[k]]")
__ASM_EMIT("frecpe v16.4s, v0.4s") /* v16 = k */
__ASM_EMIT("frecps v17.4s, v16.4s, v0.4s") /* v17 = (2 - R*k) */
__ASM_EMIT("fmul v16.4s, v17.4s, v16.4s") /* v16 = k' = k * (2 - R*k) */
__ASM_EMIT("frecps v17.4s, v16.4s, v0.4s") /* v17 = (2 - R*k') */
__ASM_EMIT("fmul v16.4s, v17.4s, v16.4s") /* v16 = k" = k' * (2 - R*k) = 1/k */
OP_K2_CORE("dst", "fmul", OP_DORDER)
: [dst] "+r" (dst),
[count] "+r" (count)
: [k] "r" (pk)
: "cc", "memory",
"v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7",
"v16", "v17"
);
}
void rdiv_k2(float *dst, float k, size_t count)
{
IF_ARCH_AARCH64(float *pk = &k);
ARCH_AARCH64_ASM
(
__ASM_EMIT("ld1r {v8.4s}, [%[k]]")
OP_DIV2_CORE("dst")
: [dst] "+r" (dst),
[count] "+r" (count)
: [k] "r" (pk)
: "cc", "memory",
"v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7",
"v8", "v9",
"v16", "v17", "v18", "v19", "v20", "v21", "v22", "v23",
"v24", "v25", "v26", "v27", "v28", "v29", "v30", "v31"
);
}
void add_k3(float *dst, const float *src, float k, size_t count)
{
IF_ARCH_AARCH64(float *pk = &k);
ARCH_AARCH64_ASM
(
__ASM_EMIT("ld1r {v16.4s}, [%[k]]")
OP_K3_CORE("dst", "src", "fadd", OP_DORDER)
: [dst] "+r" (dst), [src] "+r" (src),
[count] "+r" (count)
: [k] "r" (pk)
: "cc", "memory",
"v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7",
"v16", "v17"
);
}
void sub_k3(float *dst, const float *src, float k, size_t count)
{
IF_ARCH_AARCH64(float *pk = &k);
ARCH_AARCH64_ASM
(
__ASM_EMIT("ld1r {v16.4s}, [%[k]]")
OP_K3_CORE("dst", "src", "fsub", OP_DORDER)
: [dst] "+r" (dst), [src] "+r" (src),
[count] "+r" (count)
: [k] "r" (pk)
: "cc", "memory",
"v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7",
"v16", "v17"
);
}
void rsub_k3(float *dst, const float *src, float k, size_t count)
{
IF_ARCH_AARCH64(float *pk = &k);
ARCH_AARCH64_ASM
(
__ASM_EMIT("ld1r {v16.4s}, [%[k]]")
OP_K3_CORE("dst", "src", "fsub", OP_RORDER)
: [dst] "+r" (dst), [src] "+r" (src),
[count] "+r" (count)
: [k] "r" (pk)
: "cc", "memory",
"v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7",
"v16", "v17"
);
}
void mul_k3(float *dst, const float *src, float k, size_t count)
{
IF_ARCH_AARCH64(float *pk = &k);
ARCH_AARCH64_ASM
(
__ASM_EMIT("ld1r {v16.4s}, [%[k]]")
OP_K3_CORE("dst", "src", "fmul", OP_DORDER)
: [dst] "+r" (dst), [src] "+r" (src),
[count] "+r" (count)
: [k] "r" (pk)
: "cc", "memory",
"v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7",
"v16", "v17"
);
}
void div_k3(float *dst, const float *src, float k, size_t count)
{
IF_ARCH_AARCH64(float *pk = &k);
ARCH_AARCH64_ASM
(
__ASM_EMIT("ld1r {v0.4s}, [%[k]]")
__ASM_EMIT("frecpe v16.4s, v0.4s") /* v16 = k */
__ASM_EMIT("frecps v17.4s, v16.4s, v0.4s") /* v17 = (2 - R*k) */
__ASM_EMIT("fmul v16.4s, v17.4s, v16.4s") /* v16 = k' = k * (2 - R*k) */
__ASM_EMIT("frecps v17.4s, v16.4s, v0.4s") /* v17 = (2 - R*k') */
__ASM_EMIT("fmul v16.4s, v17.4s, v16.4s") /* v16 = k" = k' * (2 - R*k) = 1/k */
OP_K3_CORE("dst", "src", "fmul", OP_DORDER)
: [dst] "+r" (dst), [src] "+r" (src),
[count] "+r" (count)
: [k] "r" (pk)
: "cc", "memory",
"v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7",
"v16", "v17"
);
}
void rdiv_k3(float *dst, const float *src, float k, size_t count)
{
IF_ARCH_AARCH64(float *pk = &k);
ARCH_AARCH64_ASM
(
__ASM_EMIT("ld1r {v8.4s}, [%[k]]")
OP_DIV3_CORE("dst", "src")
: [dst] "+r" (dst), [src] "+r" (src),
[count] "+r" (count)
: [k] "r" (pk)
: "cc", "memory",
"v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7",
"v8", "v9",
"v16", "v17", "v18", "v19", "v20", "v21", "v22", "v23",
"v24", "v25", "v26", "v27", "v28", "v29", "v30", "v31"
);
}
#define INC_ON(x) x
#define INC_OFF(x)
#define MOD_KX_CORE(DST, SRC, INC) \
__ASM_EMIT("subs %[count], %[count], #16") \
__ASM_EMIT("frecpe v16.4s, v4.4s") \
__ASM_EMIT("mov v5.16b, v4.16b") /* v5 = k */ \
__ASM_EMIT("frecps v20.4s, v16.4s, v4.4s") \
__ASM_EMIT("fmul v16.4s, v20.4s, v16.4s") \
__ASM_EMIT("frecps v20.4s, v16.4s, v4.4s") \
__ASM_EMIT("fmul v6.4s, v20.4s, v16.4s") /* v6 = 1/k */ \
__ASM_EMIT("mov v7.16b, v6.16b") /* v7 = 1/k */ \
__ASM_EMIT("b.lo 2f") \
/* 16x blocks */ \
__ASM_EMIT("1:") \
__ASM_EMIT("ldp q0, q1, [%[" SRC "], #0x00]") \
__ASM_EMIT("ldp q2, q3, [%[" SRC "], #0x20]") \
__ASM_EMIT("fmul v16.4s, v0.4s, v6.4s") /* v0 = x/k */ \
__ASM_EMIT("fmul v17.4s, v1.4s, v7.4s") \
__ASM_EMIT("fmul v18.4s, v2.4s, v6.4s") \
__ASM_EMIT("fmul v19.4s, v3.4s, v7.4s") \
__ASM_EMIT("frintz v16.4s, v16.4s") \
__ASM_EMIT("frintz v17.4s, v17.4s") \
__ASM_EMIT("frintz v18.4s, v18.4s") \
__ASM_EMIT("frintz v19.4s, v19.4s") \
__ASM_EMIT("fmls v0.4s, v16.4s, v4.4s") \
__ASM_EMIT("fmls v1.4s, v17.4s, v5.4s") \
__ASM_EMIT("fmls v2.4s, v18.4s, v4.4s") \
__ASM_EMIT("fmls v3.4s, v19.4s, v5.4s") \
__ASM_EMIT("stp q0, q1, [%[" DST "], #0x00]") \
__ASM_EMIT("stp q2, q3, [%[" DST "], #0x20]") \
__ASM_EMIT("subs %[count], %[count], #16") \
__ASM_EMIT(INC("add %[" SRC "], %[" SRC "], #0x40")) \
__ASM_EMIT("add %[" DST "], %[" DST "], #0x40") \
__ASM_EMIT("b.hs 1b") \
/* 8x block */ \
__ASM_EMIT("2:") \
__ASM_EMIT("adds %[count], %[count], #8") \
__ASM_EMIT("b.lt 4f") \
__ASM_EMIT("ldp q0, q1, [%[" SRC "], #0x00]") \
__ASM_EMIT("fmul v16.4s, v0.4s, v6.4s") /* v0 = x/k */ \
__ASM_EMIT("fmul v17.4s, v1.4s, v7.4s") \
__ASM_EMIT("frintz v16.4s, v16.4s") \
__ASM_EMIT("frintz v17.4s, v17.4s") \
__ASM_EMIT("fmls v0.4s, v16.4s, v4.4s") \
__ASM_EMIT("fmls v1.4s, v17.4s, v5.4s") \
__ASM_EMIT("stp q0, q1, [%[" DST "], #0x00]") \
__ASM_EMIT("sub %[count], %[count], #8") \
__ASM_EMIT(INC("add %[" SRC "], %[" SRC "], #0x20")) \
__ASM_EMIT("add %[" DST "], %[" DST "], #0x20") \
/* 4x blocks */ \
__ASM_EMIT("4:") \
__ASM_EMIT("adds %[count], %[count], #4") \
__ASM_EMIT("b.lt 6f") \
__ASM_EMIT("ldr q0, [%[" SRC "]]") \
__ASM_EMIT("fmul v16.4s, v0.4s, v6.4s") /* v0 = x/k */ \
__ASM_EMIT("frintz v16.4s, v16.4s") \
__ASM_EMIT("fmls v0.4s, v16.4s, v4.4s") \
__ASM_EMIT("str q0, [%[" DST "]]") \
__ASM_EMIT("sub %[count], %[count], #4") \
__ASM_EMIT(INC("add %[" SRC "], %[" SRC "], #0x10")) \
__ASM_EMIT("add %[" DST "], %[" DST "], #0x10") \
/* 1x blocks */ \
__ASM_EMIT("6:") \
__ASM_EMIT("adds %[count], %[count], #3") \
__ASM_EMIT("b.lt 8f") \
__ASM_EMIT("7:") \
__ASM_EMIT("ld1r {v0.4s}, [%[" SRC "]]") \
__ASM_EMIT("fmul v16.4s, v0.4s, v6.4s") /* v0 = x/k */ \
__ASM_EMIT("frintz v16.4s, v16.4s") \
__ASM_EMIT("fmls v0.4s, v16.4s, v4.4s") \
__ASM_EMIT("st1 {v0.s}[0], [%[" DST "]]") \
__ASM_EMIT("subs %[count], %[count], #1") \
__ASM_EMIT(INC("add %[" SRC "], %[" SRC "], #0x04")) \
__ASM_EMIT("add %[" DST "], %[" DST "], #0x04") \
__ASM_EMIT("bge 7b") \
__ASM_EMIT("8:")
#define RMOD_KX_CORE(DST, SRC, INC) \
__ASM_EMIT("subs %[count], %[count], #16") \
__ASM_EMIT("mov v5.16b, v4.16b") /* v5 = k */ \
__ASM_EMIT("b.lo 2f") \
/* 16x blocks */ \
__ASM_EMIT("1:") \
__ASM_EMIT("ldp q0, q1, [%[" SRC "], #0x00]") \
__ASM_EMIT("ldp q2, q3, [%[" SRC "], #0x20]") \
__ASM_EMIT("frecpe v16.4s, v0.4s") /* v16 = s2 */ \
__ASM_EMIT("frecpe v17.4s, v1.4s") \
__ASM_EMIT("frecpe v18.4s, v2.4s") \
__ASM_EMIT("frecpe v19.4s, v3.4s") \
__ASM_EMIT("frecps v20.4s, v16.4s, v0.4s") /* v20 = (2 - R*s2) */ \
__ASM_EMIT("frecps v21.4s, v17.4s, v1.4s") \
__ASM_EMIT("frecps v22.4s, v18.4s, v2.4s") \
__ASM_EMIT("frecps v23.4s, v19.4s, v3.4s") \
__ASM_EMIT("fmul v16.4s, v20.4s, v16.4s") /* v16 = s2' = s2 * (2 - R*s2) */ \
__ASM_EMIT("fmul v17.4s, v21.4s, v17.4s") \
__ASM_EMIT("fmul v18.4s, v22.4s, v18.4s") \
__ASM_EMIT("fmul v19.4s, v23.4s, v19.4s") \
__ASM_EMIT("frecps v20.4s, v16.4s, v0.4s") /* v20 = (2 - R*s2') */ \
__ASM_EMIT("frecps v21.4s, v17.4s, v1.4s") \
__ASM_EMIT("frecps v22.4s, v18.4s, v2.4s") \
__ASM_EMIT("frecps v23.4s, v19.4s, v3.4s") \
__ASM_EMIT("fmul v16.4s, v20.4s, v16.4s") /* v16 = s2" = s2' * (2 - R*s2) = 1/x */ \
__ASM_EMIT("fmul v17.4s, v21.4s, v17.4s") \
__ASM_EMIT("fmul v18.4s, v22.4s, v18.4s") \
__ASM_EMIT("fmul v19.4s, v23.4s, v19.4s") \
__ASM_EMIT("fmul v16.4s, v16.4s, v4.4s") /* v16 = k/x */ \
__ASM_EMIT("fmul v17.4s, v17.4s, v5.4s") \
__ASM_EMIT("fmul v18.4s, v18.4s, v4.4s") \
__ASM_EMIT("fmul v19.4s, v19.4s, v5.4s") \
__ASM_EMIT("frintz v16.4s, v16.4s") \
__ASM_EMIT("frintz v17.4s, v17.4s") \
__ASM_EMIT("frintz v18.4s, v18.4s") \
__ASM_EMIT("frintz v19.4s, v19.4s") \
__ASM_EMIT("fmul v0.4s, v0.4s, v16.4s") /* v0 = x * int(k/x) */ \
__ASM_EMIT("fmul v1.4s, v1.4s, v17.4s") \
__ASM_EMIT("fmul v2.4s, v2.4s, v18.4s") \
__ASM_EMIT("fmul v3.4s, v3.4s, v19.4s") \
__ASM_EMIT("fsub v0.4s, v4.4s, v0.4s") /* v0 = k - x * int(k/x) */ \
__ASM_EMIT("fsub v1.4s, v5.4s, v1.4s") \
__ASM_EMIT("fsub v2.4s, v4.4s, v2.4s") \
__ASM_EMIT("fsub v3.4s, v5.4s, v3.4s") \
__ASM_EMIT("stp q0, q1, [%[" DST "], #0x00]") \
__ASM_EMIT("stp q2, q3, [%[" DST "], #0x20]") \
__ASM_EMIT("subs %[count], %[count], #16") \
__ASM_EMIT(INC("add %[" SRC "], %[" SRC "], #0x40")) \
__ASM_EMIT("add %[" DST "], %[" DST "], #0x40") \
__ASM_EMIT("b.hs 1b") \
/* 8x block */ \
__ASM_EMIT("2:") \
__ASM_EMIT("adds %[count], %[count], #8") \
__ASM_EMIT("b.lt 4f") \
__ASM_EMIT("ldp q0, q1, [%[" SRC "], #0x00]") \
__ASM_EMIT("frecpe v16.4s, v0.4s") /* v16 = s2 */ \
__ASM_EMIT("frecpe v17.4s, v1.4s") \
__ASM_EMIT("frecps v20.4s, v16.4s, v0.4s") /* v20 = (2 - R*s2) */ \
__ASM_EMIT("frecps v21.4s, v17.4s, v1.4s") \
__ASM_EMIT("fmul v16.4s, v20.4s, v16.4s") /* v16 = s2' = s2 * (2 - R*s2) */ \
__ASM_EMIT("fmul v17.4s, v21.4s, v17.4s") \
__ASM_EMIT("frecps v20.4s, v16.4s, v0.4s") /* v20 = (2 - R*s2') */ \
__ASM_EMIT("frecps v21.4s, v17.4s, v1.4s") \
__ASM_EMIT("fmul v16.4s, v20.4s, v16.4s") /* v16 = s2" = s2' * (2 - R*s2) = 1/x */ \
__ASM_EMIT("fmul v17.4s, v21.4s, v17.4s") \
__ASM_EMIT("fmul v16.4s, v16.4s, v4.4s") /* v16 = k/x */ \
__ASM_EMIT("fmul v17.4s, v17.4s, v5.4s") \
__ASM_EMIT("frintz v16.4s, v16.4s") \
__ASM_EMIT("frintz v17.4s, v17.4s") \
__ASM_EMIT("fmul v0.4s, v0.4s, v16.4s") /* v0 = x * int(k/x) */ \
__ASM_EMIT("fmul v1.4s, v1.4s, v17.4s") \
__ASM_EMIT("fsub v0.4s, v4.4s, v0.4s") /* v0 = k - x * int(k/x) */ \
__ASM_EMIT("fsub v1.4s, v5.4s, v1.4s") \
__ASM_EMIT("stp q0, q1, [%[" DST "], #0x00]") \
__ASM_EMIT("sub %[count], %[count], #8") \
__ASM_EMIT(INC("add %[" SRC "], %[" SRC "], #0x20")) \
__ASM_EMIT("add %[" DST "], %[" DST "], #0x20") \
/* 4x blocks */ \
__ASM_EMIT("4:") \
__ASM_EMIT("adds %[count], %[count], #4") \
__ASM_EMIT("b.lt 6f") \
__ASM_EMIT("ldr q0, [%[" SRC "]]") \
__ASM_EMIT("frecpe v16.4s, v0.4s") /* v16 = s2 */ \
__ASM_EMIT("frecps v20.4s, v16.4s, v0.4s") /* v20 = (2 - R*s2) */ \
__ASM_EMIT("fmul v16.4s, v20.4s, v16.4s") /* v16 = s2' = s2 * (2 - R*s2) */ \
__ASM_EMIT("frecps v20.4s, v16.4s, v0.4s") /* v20 = (2 - R*s2') */ \
__ASM_EMIT("fmul v16.4s, v20.4s, v16.4s") /* v16 = s2" = s2' * (2 - R*s2) = 1/x */ \
__ASM_EMIT("fmul v16.4s, v16.4s, v4.4s") /* v16 = k/x */ \
__ASM_EMIT("frintz v16.4s, v16.4s") \
__ASM_EMIT("fmul v0.4s, v0.4s, v16.4s") /* v0 = x * int(k/x) */ \
__ASM_EMIT("fsub v0.4s, v4.4s, v0.4s") /* v0 = k - x * int(k/x) */ \
__ASM_EMIT("str q0, [%[" DST "]]") \
__ASM_EMIT("sub %[count], %[count], #4") \
__ASM_EMIT(INC("add %[" SRC "], %[" SRC "], #0x10")) \
__ASM_EMIT("add %[" DST "], %[" DST "], #0x10") \
/* 1x blocks */ \
__ASM_EMIT("6:") \
__ASM_EMIT("adds %[count], %[count], #3") \
__ASM_EMIT("b.lt 8f") \
__ASM_EMIT("7:") \
__ASM_EMIT("ld1r {v0.4s}, [%[" SRC "]]") \
__ASM_EMIT("frecpe v16.4s, v0.4s") /* v16 = s2 */ \
__ASM_EMIT("frecps v20.4s, v16.4s, v0.4s") /* v20 = (2 - R*s2) */ \
__ASM_EMIT("fmul v16.4s, v20.4s, v16.4s") /* v16 = s2' = s2 * (2 - R*s2) */ \
__ASM_EMIT("frecps v20.4s, v16.4s, v0.4s") /* v20 = (2 - R*s2') */ \
__ASM_EMIT("fmul v16.4s, v20.4s, v16.4s") /* v16 = s2" = s2' * (2 - R*s2) = 1/x */ \
__ASM_EMIT("fmul v16.4s, v16.4s, v4.4s") /* v16 = k/x */ \
__ASM_EMIT("frintz v16.4s, v16.4s") \
__ASM_EMIT("fmul v0.4s, v0.4s, v16.4s") /* v0 = x * int(k/x) */ \
__ASM_EMIT("fsub v0.4s, v4.4s, v0.4s") /* v0 = k - x * int(k/x) */ \
__ASM_EMIT("st1 {v0.s}[0], [%[" DST "]]") \
__ASM_EMIT("subs %[count], %[count], #1") \
__ASM_EMIT(INC("add %[" SRC "], %[" SRC "], #0x04")) \
__ASM_EMIT("add %[" DST "], %[" DST "], #0x04") \
__ASM_EMIT("bge 7b") \
__ASM_EMIT("8:")
void mod_k2(float *dst, float k, size_t count)
{
IF_ARCH_AARCH64(float *pk = &k);
ARCH_AARCH64_ASM
(
__ASM_EMIT("ld1r {v4.4s}, [%[k]]")
MOD_KX_CORE("dst", "dst", INC_OFF)
: [dst] "+r" (dst),
[count] "+r" (count)
: [k] "r" (pk)
: "cc", "memory",
"v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7",
"v16", "v17", "v18", "v19", "v20", "v21", "v22", "v23"
);
}
void rmod_k2(float *dst, float k, size_t count)
{
IF_ARCH_AARCH64(float *pk = &k);
ARCH_AARCH64_ASM
(
__ASM_EMIT("ld1r {v4.4s}, [%[k]]")
RMOD_KX_CORE("dst", "dst", INC_OFF)
: [dst] "+r" (dst),
[count] "+r" (count)
: [k] "r" (pk)
: "cc", "memory",
"v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7",
"v16", "v17", "v18", "v19", "v20", "v21", "v22", "v23"
);
}
void mod_k3(float *dst, const float *src, float k, size_t count)
{
IF_ARCH_AARCH64(float *pk = &k);
ARCH_AARCH64_ASM
(
__ASM_EMIT("ld1r {v4.4s}, [%[k]]")
MOD_KX_CORE("dst", "src", INC_ON)
: [dst] "+r" (dst), [src] "+r" (src),
[count] "+r" (count)
: [k] "r" (pk)
: "cc", "memory",
"v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7",
"v16", "v17", "v18", "v19", "v20", "v21", "v22", "v23"
);
}
void rmod_k3(float *dst, const float *src, float k, size_t count)
{
IF_ARCH_AARCH64(float *pk = &k);
ARCH_AARCH64_ASM
(
__ASM_EMIT("ld1r {v4.4s}, [%[k]]")
RMOD_KX_CORE("dst", "src", INC_ON)
: [dst] "+r" (dst), [src] "+r" (src),
[count] "+r" (count)
: [k] "r" (pk)
: "cc", "memory",
"v0", "v1", "v2", "v3", "v4", "v5", "v6", "v7",
"v16", "v17", "v18", "v19", "v20", "v21", "v22", "v23"
);
}
#undef INC_ON
#undef INC_OFF
#undef OP_DORDER
#undef OP_RORDER
#undef OP_K2_CORE
#undef OP_K3_CORE
#undef OP_DIV2_CORE
#undef OP_DIV3_CORE
#undef MOD_KX_CORE
#undef RMOD_KX_CORE
}
}
#endif /* PRIVATE_DSP_ARCH_AARCH64_ASIMD_PMATH_OP_KX_H_ */
|
