1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
|
(* ra-params.sig --- machine parameter required for register allocation.
*
* Copyright 1996 AT&T Bell Laboratories
*
*)
signature RA_ARCH_PARAMS = sig
structure Liveness : LIVENESS
structure InsnProps : INSN_PROPERTIES
structure AsmEmitter : INSTRUCTION_EMITTER
structure I : INSTRUCTIONS
(* all modules work on the same instruction type *)
sharing Liveness.F.I = InsnProps.I = AsmEmitter.I = I
val firstPseudoR : int
val maxPseudoR : unit -> int
val numRegs : unit -> int
val regSet : I.C.cellset -> int list
val defUse : I.instruction -> (int list * int list)
end
signature RA_USER_PARAMS = sig
structure I : INSTRUCTIONS
structure B : BLOCK_NAMES
val nFreeRegs : int
val dedicated : int list (* dedicated registers *)
val getreg : {pref: int list, stamp:int, proh: int Array.array} -> int
val copyInstr : (int list * int list) * I.instruction -> I.instruction
val spill :
{instr : I.instruction, (* instruction where spill is to occur *)
reg: int, (* register to spill *)
regmap: int -> int, (* register map *)
id : B.name (* block name *)
}
->
{code: I.instruction list, (* spill or reload code *)
proh: int list, (* regs prohibited from future spilling *)
instr: I.instruction option} (* possibly changed instruction *)
val reload :
{instr : I.instruction, (* instruction where spill is to occur *)
reg: int, (* register to spill *)
regmap: int -> int, (* register map *)
id : B.name (* block name *)
}
->
{code: I.instruction list, (* spill or reload code *)
proh: int list} (* regs prohibited from future spilling *)
end
signature RA = sig
structure F : FLOWGRAPH
datatype mode = REGISTER_ALLOCATION | COPY_PROPAGATION
val ra: mode -> (int * int) list -> F.cluster -> F.cluster
end
|
