1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475
|
// This module implements the QsciLexerVerilog class.
//
// Copyright (c) 2010 Riverbank Computing Limited <info@riverbankcomputing.com>
//
// This file is part of QScintilla.
//
// This file may be used under the terms of the GNU General Public
// License versions 2.0 or 3.0 as published by the Free Software
// Foundation and appearing in the files LICENSE.GPL2 and LICENSE.GPL3
// included in the packaging of this file. Alternatively you may (at
// your option) use any later version of the GNU General Public
// License if such license has been publicly approved by Riverbank
// Computing Limited (or its successors, if any) and the KDE Free Qt
// Foundation. In addition, as a special exception, Riverbank gives you
// certain additional rights. These rights are described in the Riverbank
// GPL Exception version 1.1, which can be found in the file
// GPL_EXCEPTION.txt in this package.
//
// Please review the following information to ensure GNU General
// Public Licensing requirements will be met:
// http://trolltech.com/products/qt/licenses/licensing/opensource/. If
// you are unsure which license is appropriate for your use, please
// review the following information:
// http://trolltech.com/products/qt/licenses/licensing/licensingoverview
// or contact the sales department at sales@riverbankcomputing.com.
//
// This file is provided AS IS with NO WARRANTY OF ANY KIND, INCLUDING THE
// WARRANTY OF DESIGN, MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
#include "Qsci/qscilexerverilog.h"
#include <qcolor.h>
#include <qfont.h>
#include <qsettings.h>
// The ctor.
QsciLexerVerilog::QsciLexerVerilog(QObject *parent, const char *name)
: QsciLexer(parent, name),
fold_atelse(false), fold_comments(false), fold_compact(true),
fold_preproc(false), fold_atmodule(false)
{
}
// The dtor.
QsciLexerVerilog::~QsciLexerVerilog()
{
}
// Returns the language name.
const char *QsciLexerVerilog::language() const
{
return "Verilog";
}
// Returns the lexer name.
const char *QsciLexerVerilog::lexer() const
{
return "verilog";
}
// Return the style used for braces.
int QsciLexerVerilog::braceStyle() const
{
return Operator;
}
// Returns the set of keywords.
const char *QsciLexerVerilog::keywords(int set) const
{
if (set == 1)
return
"always and assign automatic begin buf bufif0 bufif1 case casex "
"casez cell cmos config deassign default defparam design disable "
"edge else end endcase endconfig endfunction endgenerate "
"endmodule endprimitiveendspecify endtable endtask event for "
"force forever fork function generate genvar highz0 highz1 if "
"ifnone incdir include initial inout input instance integer join "
"large liblist library localparam macromodule medium module nand "
"negedge nmos nor noshowcancelled not notif0 notif1 or output "
"parameter pmos posedge primitive pull0 pull1 pulldown pullup "
"pulsestyle_ondetect pulsestyle_onevent rcmos real realtime reg "
"release repeat rnmos rpmos rtran rtranif0 rtranif1 scalared "
"showcancelled signed small specify specparam strong0 strong1 "
"supply0 supply1 table task time tran tranif0 tranif1 tri tri0 "
"tri1 triand trior trireg unsigned use vectored wait wand weak0 "
"weak1 while wire wor xnor xor";
if (set == 3)
return
"$async$and$array $async$and$plane $async$nand$array "
"$async$nand$plane $async$nor$array $async$nor$plane "
"$async$or$array $async$or$plane $bitstoreal $countdrivers "
"$display $displayb $displayh $displayo $dist_chi_square "
"$dist_erlang $dist_exponential $dist_normal $dist_poisson "
"$dist_t $dist_uniform $dumpall $dumpfile $dumpflush $dumplimit "
"$dumpoff $dumpon $dumpportsall $dumpportsflush $dumpportslimit "
"$dumpportsoff $dumpportson $dumpvars $fclose $fdisplayh "
"$fdisplay $fdisplayf $fdisplayb $ferror $fflush $fgetc $fgets "
"$finish $fmonitorb $fmonitor $fmonitorf $fmonitorh $fopen "
"$fread $fscanf $fseek $fsscanf $fstrobe $fstrobebb $fstrobef "
"$fstrobeh $ftel $fullskew $fwriteb $fwritef $fwriteh $fwrite "
"$getpattern $history $hold $incsave $input $itor $key $list "
"$log $monitorb $monitorh $monitoroff $monitoron $monitor "
"$monitoro $nochange $nokey $nolog $period $printtimescale "
"$q_add $q_exam $q_full $q_initialize $q_remove $random "
"$readmemb $readmemh $readmemh $realtime $realtobits $recovery "
"$recrem $removal $reset_count $reset $reset_value $restart "
"$rewind $rtoi $save $scale $scope $sdf_annotate $setup "
"$setuphold $sformat $showscopes $showvariables $showvars "
"$signed $skew $sreadmemb $sreadmemh $stime $stop $strobeb "
"$strobe $strobeh $strobeo $swriteb $swriteh $swriteo $swrite "
"$sync$and$array $sync$and$plane $sync$nand$array "
"$sync$nand$plane $sync$nor$array $sync$nor$plane $sync$or$array "
"$sync$or$plane $test$plusargs $time $timeformat $timeskew "
"$ungetc $unsigned $value$plusargs $width $writeb $writeh $write "
"$writeo";
return 0;
}
// Return the string of characters that comprise a word.
const char *QsciLexerVerilog::wordCharacters() const
{
return "abcdefghijklmnopqrstuvwxyzABCDEFGHIJKLMNOPQRSTUVWXYZ_$";
}
// Returns the foreground colour of the text for a style.
QColor QsciLexerVerilog::defaultColor(int style) const
{
switch (style)
{
case Default:
return QColor(0x80,0x80,0x80);
case Comment:
case CommentLine:
return QColor(0x00,0x7f,0x00);
case CommentBang:
return QColor(0x3f,0x7f,0x3f);
case Number:
case KeywordSet2:
return QColor(0x00,0x7f,0x7f);
case Keyword:
return QColor(0x00,0x00,0x7f);
case String:
return QColor(0x7f,0x00,0x7f);
case SystemTask:
case UserKeywordSet:
return QColor(0x80,0x40,0x20);
case Preprocessor:
return QColor(0x7f,0x7f,0x00);
case Operator:
return QColor(0x00,0x70,0x70);
case UnclosedString:
return QColor(0x00,0x00,0x00);
}
return QsciLexer::defaultColor(style);
}
// Returns the end-of-line fill for a style.
bool QsciLexerVerilog::defaultEolFill(int style) const
{
if (style == CommentBang || style == UnclosedString)
return true;
return QsciLexer::defaultEolFill(style);
}
// Returns the font of the text for a style.
QFont QsciLexerVerilog::defaultFont(int style) const
{
QFont f;
switch (style)
{
case Comment:
case CommentLine:
case CommentBang:
case UserKeywordSet:
#if defined(Q_OS_WIN)
f = QFont("Comic Sans MS",9);
#else
f = QFont("Bitstream Vera Serif",9);
#endif
break;
case Keyword:
case Operator:
f = QsciLexer::defaultFont(style);
f.setBold(true);
break;
default:
f = QsciLexer::defaultFont(style);
}
return f;
}
// Returns the user name of a style.
QString QsciLexerVerilog::description(int style) const
{
switch (style)
{
case Default:
return tr("Default");
case Comment:
return tr("Comment");
case CommentLine:
return tr("Line comment");
case CommentBang:
return tr("Bang comment");
case Number:
return tr("Number");
case String:
return tr("String");
case KeywordSet2:
return tr("Secondary keywords and identifiers");
case SystemTask:
return tr("System task");
case Preprocessor:
return tr("Preprocessor block");
case Operator:
return tr("Operator");
case Identifier:
return tr("Identifier");
case UnclosedString:
return tr("Unclosed string");
case UserKeywordSet:
return tr("User defined tasks and identifiers");
}
return QString();
}
// Returns the background colour of the text for a style.
QColor QsciLexerVerilog::defaultPaper(int style) const
{
if (style == CommentBang)
return QColor(0xe0,0xf0,0xff);
if (style == UnclosedString)
return QColor(0xe0,0xc0,0xe0);
return QsciLexer::defaultPaper(style);
}
// Refresh all properties.
void QsciLexerVerilog::refreshProperties()
{
setAtElseProp();
setCommentProp();
setCompactProp();
setPreprocProp();
}
// Read properties from the settings.
bool QsciLexerVerilog::readProperties(QSettings &qs,const QString &prefix)
{
int rc = true;
bool ok, flag;
flag = qs.readBoolEntry(prefix + "foldatelse", false, &ok);
if (ok)
fold_atelse = flag;
else
rc = false;
flag = qs.readBoolEntry(prefix + "foldcomments", false, &ok);
if (ok)
fold_comments = flag;
else
rc = false;
flag = qs.readBoolEntry(prefix + "foldcompact", true, &ok);
if (ok)
fold_compact = flag;
else
rc = false;
flag = qs.readBoolEntry(prefix + "foldpreprocessor", false, &ok);
if (ok)
fold_preproc = flag;
else
rc = false;
flag = qs.readBoolEntry(prefix + "foldverilogflags", false, &ok);
if (ok)
fold_atmodule = flag;
else
rc = false;
return rc;
}
// Write properties to the settings.
bool QsciLexerVerilog::writeProperties(QSettings &qs,const QString &prefix) const
{
int rc = true;
if (!qs.writeEntry(prefix + "foldatelse", fold_atelse))
rc = false;
if (!qs.writeEntry(prefix + "foldcomments", fold_comments))
rc = false;
if (!qs.writeEntry(prefix + "foldcompact", fold_compact))
rc = false;
if (!qs.writeEntry(prefix + "foldpreprocessor", fold_preproc))
rc = false;
if (!qs.writeEntry(prefix + "foldverilogflags", fold_atmodule))
rc = false;
return rc;
}
// Return true if else can be folded.
bool QsciLexerVerilog::foldAtElse() const
{
return fold_atelse;
}
// Set if else can be folded.
void QsciLexerVerilog::setFoldAtElse(bool fold)
{
fold_atelse = fold;
setAtElseProp();
}
// Set the "fold.at.else" property.
void QsciLexerVerilog::setAtElseProp()
{
emit propertyChanged("fold.at.else",(fold_atelse ? "1" : "0"));
}
// Return true if comments can be folded.
bool QsciLexerVerilog::foldComments() const
{
return fold_comments;
}
// Set if comments can be folded.
void QsciLexerVerilog::setFoldComments(bool fold)
{
fold_comments = fold;
setCommentProp();
}
// Set the "fold.comment" property.
void QsciLexerVerilog::setCommentProp()
{
emit propertyChanged("fold.comment",(fold_comments ? "1" : "0"));
}
// Return true if folds are compact.
bool QsciLexerVerilog::foldCompact() const
{
return fold_compact;
}
// Set if folds are compact
void QsciLexerVerilog::setFoldCompact(bool fold)
{
fold_compact = fold;
setCompactProp();
}
// Set the "fold.compact" property.
void QsciLexerVerilog::setCompactProp()
{
emit propertyChanged("fold.compact",(fold_compact ? "1" : "0"));
}
// Return true if preprocessor blocks can be folded.
bool QsciLexerVerilog::foldPreprocessor() const
{
return fold_preproc;
}
// Set if preprocessor blocks can be folded.
void QsciLexerVerilog::setFoldPreprocessor(bool fold)
{
fold_preproc = fold;
setPreprocProp();
}
// Set the "fold.preprocessor" property.
void QsciLexerVerilog::setPreprocProp()
{
emit propertyChanged("fold.preprocessor",(fold_preproc ? "1" : "0"));
}
// Return true if modules can be folded.
bool QsciLexerVerilog::foldAtModule() const
{
return fold_atmodule;
}
// Set if modules can be folded.
void QsciLexerVerilog::setFoldAtModule(bool fold)
{
fold_atmodule = fold;
setAtModuleProp();
}
// Set the "fold.verilog.flags" property.
void QsciLexerVerilog::setAtModuleProp()
{
emit propertyChanged("fold.verilog.flags",(fold_atmodule ? "1" : "0"));
}
|