1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440
|
/*
* (C) Copyright 2020 Hewlett Packard Enterprise Development LP
* (C) Copyright 2020-2021 Intel Corporation. All rights reserved.
*
* This software is available to you under a choice of one of two
* licenses. You may choose to be licensed under the terms of the GNU
* General Public License (GPL) Version 2, available from the file
* COPYING in the main directory of this source tree, or the
* BSD license below:
*
* Redistribution and use in source and binary forms, with or
* without modification, are permitted provided that the following
* conditions are met:
*
* - Redistributions of source code must retain the above
* copyright notice, this list of conditions and the following
* disclaimer.
*
* - Redistributions in binary form must reproduce the above
* copyright notice, this list of conditions and the following
* disclaimer in the documentation and/or other materials
* provided with the distribution.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*/
#ifndef _OFI_HMEM_H_
#define _OFI_HMEM_H_
#if HAVE_CONFIG_H
#include <config.h>
#endif
#include <rdma/fi_domain.h>
#include <stdbool.h>
#include "ofi_mr.h"
extern bool ofi_hmem_disable_p2p;
typedef void* ofi_hmem_async_event_t;
#define MAX_NUM_ASYNC_OP 4
#if HAVE_CUDA
#include <cuda.h>
#include <cuda_runtime.h>
/* Libfabric supported CUDA operations. */
cudaError_t ofi_cudaMemcpy(void* dst, const void* src, size_t count,
enum cudaMemcpyKind kind);
const char *ofi_cudaGetErrorName(cudaError_t error);
const char *ofi_cudaGetErrorString(cudaError_t error);
CUresult ofi_cuGetErrorName(CUresult error, const char** pStr);
CUresult ofi_cuGetErrorString(CUresult error, const char** pStr);
CUresult ofi_cuPointerGetAttribute(void *data, CUpointer_attribute attribute,
CUdeviceptr ptr);
CUresult ofi_cuDeviceCanAccessPeer(int *canAccessPeer, CUdevice srcDevice,
CUdevice dstDevice);
cudaError_t ofi_cudaHostRegister(void *ptr, size_t size, unsigned int flags);
cudaError_t ofi_cudaHostUnregister(void *ptr);
cudaError_t ofi_cudaMalloc(void **ptr, size_t size);
cudaError_t ofi_cudaFree(void *ptr);
#endif /* HAVE_CUDA */
#if HAVE_ROCR
#include <hsa/hsa_ext_amd.h>
/* Libfabric support ROCr operations. */
hsa_status_t ofi_hsa_amd_pointer_info(void *ptr, hsa_amd_pointer_info_t *info,
void *(*alloc)(size_t),
uint32_t *num_agents_accessible,
hsa_agent_t **accessible);
const char *ofi_hsa_status_to_string(hsa_status_t status);
hsa_status_t ofi_hsa_amd_dereg_dealloc_cb(void *ptr,
hsa_amd_deallocation_callback_t cb);
hsa_status_t ofi_hsa_amd_reg_dealloc_cb(void *ptr,
hsa_amd_deallocation_callback_t cb,
void *user_data);
#endif /* HAVE_ROCR */
struct ofi_hmem_ops {
bool initialized;
int (*init)(void);
int (*cleanup)(void);
int (*create_async_copy_event)(uint64_t device,
ofi_hmem_async_event_t *event);
int (*free_async_copy_event)(uint64_t device,
ofi_hmem_async_event_t event);
int (*async_copy_to_hmem)(uint64_t device, void *dest, const void *src,
size_t size, ofi_hmem_async_event_t event);
int (*async_copy_from_hmem)(uint64_t device, void *dest,
const void *src, size_t size,
ofi_hmem_async_event_t event);
int (*async_copy_query)(ofi_hmem_async_event_t event);
int (*copy_to_hmem)(uint64_t device, void *dest, const void *src,
size_t size);
int (*copy_from_hmem)(uint64_t device, void *dest, const void *src,
size_t size);
bool (*is_addr_valid)(const void *addr, uint64_t *device, uint64_t *flags);
int (*get_handle)(void *base_addr, size_t base_length, void **handle);
int (*open_handle)(void **handle, size_t base_length, uint64_t device,
void **mapped_addr);
int (*close_handle)(void *mapped_addr);
int (*host_register)(void *addr, size_t size);
int (*host_unregister)(void *addr);
int (*get_base_addr)(const void *addr, size_t len, void **base_addr,
size_t *base_length);
bool (*is_ipc_enabled)(void);
int (*get_ipc_handle_size)(size_t *size);
int (*dev_register)(const void *addr, size_t size, uint64_t *handle);
int (*dev_unregister)(uint64_t handle);
int (*dev_reg_copy_to_hmem)(uint64_t handle, void *dest,
const void *src, size_t size);
int (*dev_reg_copy_from_hmem)(uint64_t handle, void *dest,
const void *src, size_t size);
int (*get_dmabuf_fd)(const void *addr, uint64_t size, int *fd,
uint64_t *offset);
};
extern struct ofi_hmem_ops hmem_ops[];
int rocr_copy_from_dev(uint64_t device, void *dest, const void *src,
size_t size);
int rocr_copy_to_dev(uint64_t device, void *dest, const void *src,
size_t size);
int rocr_hmem_init(void);
int rocr_hmem_cleanup(void);
bool rocr_is_addr_valid(const void *addr, uint64_t *device, uint64_t *flags);
int rocr_host_register(void *ptr, size_t size);
int rocr_host_unregister(void *ptr);
int rocr_get_ipc_handle_size(size_t *size);
int rocr_get_base_addr(const void *ptr, size_t len, void **base, size_t *size);
int rocr_get_handle(void *dev_buf, size_t size, void **handle);
int rocr_open_handle(void **handle, size_t size, uint64_t device,
void **ipc_ptr);
int rocr_close_handle(void *ipc_ptr);
bool rocr_is_ipc_enabled(void);
int rocr_create_async_copy_event(uint64_t device,
ofi_hmem_async_event_t *event);
int rocr_free_async_copy_event(uint64_t device, ofi_hmem_async_event_t event);
int rocr_async_copy_to_dev(uint64_t device, void *dst, const void *src,
size_t size, ofi_hmem_async_event_t event);
int rocr_async_copy_from_dev(uint64_t device, void *dst, const void *src,
size_t size, ofi_hmem_async_event_t event);
int rocr_async_copy_query(ofi_hmem_async_event_t event);
int rocr_dev_register(const void *addr, size_t size, uint64_t *handle);
int rocr_dev_unregister(uint64_t handle);
int rocr_dev_reg_copy_to_hmem(uint64_t handle, void *dest, const void *src,
size_t size);
int rocr_dev_reg_copy_from_hmem(uint64_t handle, void *dest, const void *src,
size_t size);
int cuda_copy_to_dev(uint64_t device, void *dev, const void *host, size_t size);
int cuda_copy_from_dev(uint64_t device, void *host, const void *dev, size_t size);
int cuda_hmem_init(void);
int cuda_hmem_cleanup(void);
bool cuda_is_addr_valid(const void *addr, uint64_t *device, uint64_t *flags);
int cuda_host_register(void *ptr, size_t size);
int cuda_host_unregister(void *ptr);
int cuda_dev_register(const void *addr, size_t size, uint64_t *handle);
int cuda_dev_unregister(uint64_t handle);
int cuda_dev_reg_copy_to_hmem(uint64_t handle, void *dest, const void *src,
size_t size);
int cuda_dev_reg_copy_from_hmem(uint64_t handle, void *dest, const void *src,
size_t size);
int cuda_get_handle(void *dev_buf, size_t size, void **handle);
int cuda_open_handle(void **handle, size_t size, uint64_t device,
void **ipc_ptr);
int cuda_close_handle(void *ipc_ptr);
int cuda_get_base_addr(const void *ptr, size_t len, void **base, size_t *size);
int cuda_dev_register(const void *addr, size_t size, uint64_t *handle);
int cuda_dev_unregister(uint64_t handle);
int cuda_dev_reg_copy_to_hmem(uint64_t handle, void *dest, const void *src,
size_t size);
int cuda_dev_reg_copy_from_hmem(uint64_t handle, void *dest, const void *src,
size_t size);
bool cuda_is_ipc_enabled(void);
int cuda_get_ipc_handle_size(size_t *size);
bool cuda_is_gdrcopy_enabled(void);
bool cuda_is_dmabuf_supported(void);
int cuda_get_dmabuf_fd(const void *addr, uint64_t size, int *fd,
uint64_t *offset);
void cuda_gdrcopy_to_dev(uint64_t handle, void *dev,
const void *host, size_t size);
void cuda_gdrcopy_from_dev(uint64_t handle, void *host,
const void *dev, size_t size);
ssize_t ofi_gdrcopy_to_cuda_iov(uint64_t handle, const struct iovec *iov,
size_t iov_count, uint64_t iov_offset,
const void *host, size_t len);
ssize_t ofi_gdrcopy_from_cuda_iov(uint64_t handle, void *host,
const struct iovec *iov, size_t iov_count,
uint64_t iov_offset, size_t len);
int cuda_gdrcopy_hmem_init(void);
int cuda_gdrcopy_hmem_cleanup(void);
int cuda_gdrcopy_dev_register(const void *buf, size_t len, uint64_t *handle);
int cuda_gdrcopy_dev_unregister(uint64_t handle);
int cuda_set_sync_memops(void *ptr);
int ze_hmem_copy(uint64_t device, void *dst, const void *src, size_t size);
int ze_hmem_init(void);
int ze_hmem_cleanup(void);
bool ze_hmem_is_addr_valid(const void *addr, uint64_t *device, uint64_t *flags);
int ze_hmem_get_handle(void *dev_buf, size_t size, void **handle);
int ze_hmem_open_handle(void **handle, size_t size, uint64_t device,
void **ipc_ptr);
int ze_hmem_get_shared_handle(uint64_t device, void *dev_buf, int *ze_fd,
void **handle);
int ze_hmem_open_shared_handle(uint64_t device, int *peer_fds, void **handle,
int *ze_fd, void **ipc_ptr);
int ze_hmem_close_handle(void *ipc_ptr);
bool ze_hmem_p2p_enabled(void);
int ze_hmem_get_ipc_handle_size(size_t *size);
int ze_hmem_get_base_addr(const void *ptr, size_t len, void **base,
size_t *size);
int ze_hmem_get_id(const void *ptr, uint64_t *id);
int *ze_hmem_get_dev_fds(int *nfds);
int ze_hmem_host_register(void *ptr, size_t size);
int ze_hmem_host_unregister(void *ptr);
int ze_dev_register(const void *addr, size_t size, uint64_t *handle);
int ze_dev_unregister(uint64_t handle);
int ze_dev_reg_copy_to_hmem(uint64_t handle, void *dest, const void *src,
size_t size);
int ze_dev_reg_copy_from_hmem(uint64_t handle, void *dest, const void *src,
size_t size);
int ze_hmem_get_dmabuf_fd(const void *addr, uint64_t size, int *fd,
uint64_t *offset);
int neuron_copy_to_dev(uint64_t device, void *dev, const void *host, size_t size);
int neuron_copy_from_dev(uint64_t device, void *host, const void *dev, size_t size);
int neuron_host_register(void *ptr, size_t size);
int neuron_host_unregister(void *ptr);
int neuron_hmem_init(void);
int neuron_hmem_cleanup(void);
void *neuron_alloc(void **handle, size_t size);
void neuron_free(void **handle);
int neuron_get_dmabuf_fd(const void *addr, uint64_t size, int *fd,
uint64_t *offset);
int synapseai_init(void);
int synapseai_cleanup(void);
int synapseai_copy_to_hmem(uint64_t device, void *dest, const void *src,
size_t size);
int synapseai_copy_from_hmem(uint64_t device, void *dest, const void *src,
size_t size);
int synapseai_get_dmabuf_fd(const void *addr, uint64_t size, int *fd,
uint64_t *offset);
bool synapseai_is_addr_valid(const void *addr, uint64_t *device,
uint64_t *flags);
int synapseai_host_register(void *ptr, size_t size);
int synapseai_host_unregister(void *ptr);
static inline int ofi_memcpy(uint64_t device, void *dest, const void *src,
size_t size)
{
memcpy(dest, src, size);
return FI_SUCCESS;
}
static inline int ofi_no_create_async_copy_event(uint64_t device,
ofi_hmem_async_event_t *event)
{
return -FI_ENOSYS;
}
static inline int ofi_no_free_async_copy_event(uint64_t device,
ofi_hmem_async_event_t event)
{
return -FI_ENOSYS;
}
static inline int ofi_no_async_memcpy(uint64_t device, void *dest, const void *src,
size_t size, ofi_hmem_async_event_t event)
{
return -FI_ENOSYS;
}
static inline int ofi_hmem_init_noop(void)
{
return FI_SUCCESS;
}
static inline int ofi_hmem_cleanup_noop(void)
{
return FI_SUCCESS;
}
static inline int ofi_no_async_copy_query(ofi_hmem_async_event_t event)
{
return -FI_ENOSYS;
}
static inline int ofi_hmem_no_get_handle(void *base_addr, size_t size,
void **handle)
{
return -FI_ENOSYS;
}
static inline int ofi_hmem_no_open_handle(void **handle, size_t size,
uint64_t device, void **mapped_addr)
{
return -FI_ENOSYS;
}
static inline int ofi_hmem_no_close_handle(void *mapped_addr)
{
return -FI_ENOSYS;
}
static inline int ofi_hmem_no_get_ipc_handle_size(size_t *size)
{
return -FI_ENOSYS;
}
static inline int ofi_hmem_host_register_noop(void *addr, size_t size)
{
return FI_SUCCESS;
}
static inline int ofi_hmem_host_unregister_noop(void *addr)
{
return FI_SUCCESS;
}
static inline int
ofi_hmem_no_base_addr(const void *addr, size_t len, void **base_addr,
size_t *base_length)
{
return -FI_ENOSYS;
}
static inline bool ofi_hmem_no_is_ipc_enabled(void)
{
return false;
}
static inline int ofi_hmem_no_get_dmabuf_fd(const void *addr, uint64_t size,
int *fd, uint64_t *offset)
{
return -FI_ENOSYS;
}
static inline bool ofi_hmem_p2p_disabled(void)
{
return ofi_hmem_disable_p2p;
}
int ofi_create_async_copy_event(enum fi_hmem_iface iface, uint64_t device,
ofi_hmem_async_event_t *event);
int ofi_free_async_copy_event(enum fi_hmem_iface iface, uint64_t device,
ofi_hmem_async_event_t event);
ssize_t ofi_async_copy_from_hmem_iov(void *dest, size_t size,
enum fi_hmem_iface hmem_iface, uint64_t device,
const struct iovec *hmem_iov,
size_t hmem_iov_count, uint64_t hmem_iov_offset,
ofi_hmem_async_event_t event);
ssize_t ofi_async_copy_to_hmem_iov(enum fi_hmem_iface hmem_iface, uint64_t device,
const struct iovec *hmem_iov,
size_t hmem_iov_count, uint64_t hmem_iov_offset,
const void *src, size_t size,
ofi_hmem_async_event_t event);
int ofi_async_copy_query(enum fi_hmem_iface iface,
ofi_hmem_async_event_t event);
ssize_t ofi_copy_from_hmem_iov(void *dest, size_t size,
enum fi_hmem_iface hmem_iface, uint64_t device,
const struct iovec *hmem_iov,
size_t hmem_iov_count, uint64_t hmem_iov_offset);
ssize_t ofi_copy_to_hmem_iov(enum fi_hmem_iface hmem_iface, uint64_t device,
const struct iovec *hmem_iov,
size_t hmem_iov_count, uint64_t hmem_iov_offset,
const void *src, size_t size);
static inline int ofi_copy_to_hmem(enum fi_hmem_iface iface, uint64_t device,
void *dest, const void *src, size_t size)
{
return hmem_ops[iface].copy_to_hmem(device, dest, src, size);
}
static inline int ofi_copy_from_hmem(enum fi_hmem_iface iface, uint64_t device,
void *dest, const void *src, size_t size)
{
return hmem_ops[iface].copy_from_hmem(device, dest, src, size);
}
ssize_t ofi_copy_from_mr_iov(void *dest, size_t size, struct ofi_mr **mr,
const struct iovec *iov, size_t iov_count,
uint64_t iov_offset);
ssize_t ofi_copy_to_mr_iov(struct ofi_mr **mr, const struct iovec *iov,
size_t iov_count, uint64_t iov_offset,
const void *src, size_t size);
int ofi_hmem_get_handle(enum fi_hmem_iface iface, void *base_addr,
size_t size, void **handle);
int ofi_hmem_open_handle(enum fi_hmem_iface iface, void **handle,
size_t size, uint64_t device, void **mapped_addr);
int ofi_hmem_close_handle(enum fi_hmem_iface iface, void *mapped_addr);
int ofi_hmem_get_base_addr(enum fi_hmem_iface iface, const void *addr,
size_t len, void **base_addr, size_t *base_length);
bool ofi_hmem_is_initialized(enum fi_hmem_iface iface);
void ofi_hmem_init(void);
void ofi_hmem_cleanup(void);
enum fi_hmem_iface ofi_get_hmem_iface(const void *addr, uint64_t *device,
uint64_t *flags);
int ofi_hmem_host_register(void *addr, size_t size);
int ofi_hmem_host_unregister(void *addr);
bool ofi_hmem_is_ipc_enabled(enum fi_hmem_iface iface);
size_t ofi_hmem_get_ipc_handle_size(enum fi_hmem_iface iface);
bool ofi_hmem_any_ipc_enabled(void);
int ofi_hmem_dev_register(enum fi_hmem_iface iface, const void *addr,
size_t size, uint64_t *handle);
int ofi_hmem_dev_unregister(enum fi_hmem_iface iface, uint64_t handle);
int ofi_hmem_dev_reg_copy_to_hmem(enum fi_hmem_iface iface, uint64_t handle,
void *dest, const void *src, size_t size);
int ofi_hmem_dev_reg_copy_from_hmem(enum fi_hmem_iface iface, uint64_t handle,
void *dest, const void *src, size_t size);
int ofi_hmem_get_dmabuf_fd(enum fi_hmem_iface, const void *addr, uint64_t size,
int *fd, uint64_t *offset);
#endif /* _OFI_HMEM_H_ */
|