1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3312 3313 3314 3315 3316 3317 3318 3319 3320 3321 3322 3323 3324 3325 3326 3327 3328 3329 3330 3331 3332 3333 3334 3335 3336 3337 3338 3339 3340 3341 3342 3343 3344 3345 3346 3347 3348 3349 3350 3351 3352 3353 3354 3355 3356 3357 3358 3359 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3370 3371 3372 3373 3374 3375 3376 3377 3378 3379 3380 3381 3382 3383 3384 3385 3386 3387 3388 3389 3390 3391 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3402 3403 3404 3405 3406 3407 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3418 3419 3420 3421 3422 3423 3424 3425 3426 3427 3428 3429 3430 3431 3432 3433 3434 3435 3436 3437 3438 3439 3440 3441 3442 3443 3444 3445 3446 3447 3448 3449 3450 3451 3452 3453 3454 3455 3456 3457 3458 3459 3460 3461 3462 3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488 3489 3490 3491 3492 3493 3494 3495 3496 3497 3498 3499 3500 3501 3502 3503 3504 3505 3506 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516 3517 3518 3519 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529 3530 3531 3532 3533 3534 3535 3536 3537 3538 3539 3540 3541 3542 3543 3544 3545 3546 3547 3548 3549 3550 3551 3552 3553 3554 3555 3556 3557 3558 3559 3560 3561 3562 3563 3564 3565 3566 3567 3568 3569 3570 3571 3572 3573 3574 3575 3576 3577 3578 3579 3580 3581 3582 3583 3584 3585 3586 3587 3588 3589 3590 3591 3592 3593 3594 3595 3596 3597 3598 3599 3600 3601 3602 3603 3604 3605 3606 3607 3608 3609 3610 3611 3612 3613 3614 3615 3616 3617 3618 3619 3620 3621 3622 3623 3624 3625 3626 3627 3628 3629 3630 3631 3632 3633 3634 3635 3636 3637 3638 3639 3640 3641 3642 3643 3644 3645 3646 3647 3648 3649 3650 3651 3652 3653 3654 3655 3656 3657 3658 3659 3660 3661 3662 3663 3664 3665 3666 3667 3668 3669 3670 3671 3672 3673 3674 3675 3676 3677 3678 3679 3680 3681 3682 3683 3684 3685 3686 3687 3688 3689 3690 3691 3692 3693 3694 3695 3696 3697 3698 3699 3700 3701 3702 3703 3704 3705 3706 3707 3708 3709 3710 3711 3712 3713 3714 3715 3716 3717 3718 3719 3720 3721 3722 3723 3724 3725 3726 3727 3728 3729 3730 3731 3732 3733 3734 3735 3736 3737 3738 3739 3740 3741 3742 3743 3744 3745 3746 3747 3748 3749 3750 3751 3752 3753 3754 3755 3756 3757 3758 3759 3760 3761 3762 3763 3764 3765 3766 3767 3768 3769 3770 3771 3772 3773 3774 3775 3776 3777 3778 3779 3780 3781 3782 3783 3784 3785 3786 3787 3788 3789 3790 3791 3792 3793 3794 3795 3796 3797 3798 3799 3800 3801 3802 3803 3804 3805 3806 3807 3808 3809 3810 3811 3812 3813 3814 3815 3816 3817 3818 3819 3820 3821 3822 3823 3824 3825 3826 3827 3828 3829 3830 3831 3832 3833 3834 3835 3836 3837 3838 3839 3840 3841 3842 3843 3844 3845 3846 3847 3848 3849 3850 3851 3852 3853 3854 3855 3856 3857 3858 3859 3860 3861 3862 3863 3864 3865 3866 3867 3868 3869 3870 3871 3872 3873 3874 3875 3876 3877 3878 3879 3880 3881 3882 3883 3884 3885 3886 3887 3888 3889 3890 3891 3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902 3903 3904 3905 3906 3907 3908 3909 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 3951 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3980 3981 3982 3983 3984 3985 3986 3987 3988 3989 3990 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4014 4015 4016 4017 4018 4019 4020 4021 4022 4023 4024 4025 4026 4027 4028 4029 4030 4031 4032 4033 4034 4035 4036 4037 4038 4039 4040 4041 4042 4043 4044 4045 4046 4047 4048 4049 4050 4051 4052 4053 4054 4055 4056 4057 4058 4059 4060 4061 4062 4063
|
/*
* SPDX-FileCopyrightText: Copyright (c) 2014-2015 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
* SPDX-License-Identifier: MIT
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*/
#if !defined(NVKMS_API_H)
#define NVKMS_API_H
/*
* NVKMS API
*
*
* All file operations described in this header file go through a
* single device file that has system-wide scope. The individual
* ioctl request data structures specify the objects to which the
* request is targeted.
*
*
* OBJECTS
*
* The NVKMS API is organized into several objects:
*
* - A device, which corresponds to an RM device. This can either be
* a single GPU, or multiple GPUs linked into SLI. Each GPU is
* called a "subdevice". The subdevices used by an NVKMS device are
* reported in NvKmsAllocDeviceReply::subDeviceMask.
*
* A device is specified by a deviceHandle, returned by
* NVKMS_IOCTL_ALLOC_DEVICE.
*
* - A disp, which represents an individually programmable display
* engine of a GPU. In SLI Mosaic, there is one disp per physical
* GPU. In all other configurations there is one disp for the
* entire device. A disp is specified by a (deviceHandle,
* dispHandle) duple. A dispHandle is only unique within a single
* device: multiple devices may have disps with the same dispHandle
* value.
*
* A disp contains one or more subdevices, as reported by
* NvKmsQueryDispReply::subDeviceMask. A disp will only have
* multiple subdevices in cases where the device only has a single
* disp. Any subdevice specified in
* NvKmsQueryDispReply::subDeviceMask will also be in
* NvKmsAllocDeviceReply::subDeviceMask.
*
* - A connector, which represents an electrical connection to the
* GPU. E.g., a physical DVI-I connector has two NVKMS connector
* objects (a VGA NVKMS connector and a TMDS NVKMS connector).
* However, a physical DisplayPort connector has one NVKMS connector
* object, even if there is a tree of DisplayPort1.2 Multistream
* monitors connected to it.
*
* Connectors are associated with a specific disp. A connector is
* specified by a (deviceHandle, dispHandle, connectorHandle)
* triplet. A connectorHandle is only unique within a single disp:
* multiple disps may have connectors with the same connectorHandle
* value.
*
* - A dpy, which represents a connection of a display device to the
* system. Multiple dpys can map to the same connector in the case
* of DisplayPort1.2 MultiStream. A dpy is specified by a
* (deviceHandle, dispHandle, dpyId) triplet. A dpyId is only
* unique within a single disp: multiple disps may have dpys with
* the same dpyId value.
*
* - A surface, which represents memory to be scanned out. Surfaces
* should be allocated by resman, and then registered and
* unregistered with NVKMS. The NvKmsSurfaceHandle value of 0 is
* reserved to mean no surface.
*
* NVKMS clients should treat the device, disp, connector, and surface
* handles as opaque values. They are specific to the file descriptor
* through which a client allocated and queried them. Dpys should
* also be treated as opaque, though they can be passed between
* clients.
*
* NVKMS clients initialize NVKMS by allocating an NVKMS device. The
* device can either be a single GPU, or an SLI group. It is expected
* that the client has already attached/linked the GPUs through
* resman and created a resman device.
*
* NVKMS device allocation returns a device handle, the disp handles,
* and capabilities of the device.
*
*
* MODE VALIDATION
*
* When a client requests to set a mode via NVKMS_IOCTL_SET_MODE,
* NVKMS will validate the mode at that point in time, honoring the
* NvKmsModeValidationParams specified as part of the request.
*
* Clients can use NVKMS_IOCTL_VALIDATE_MODE to test if a mode is valid.
*
* Clients can use NVKMS_IOCTL_VALIDATE_MODE_INDEX to get the list of
* modes that NVKMS currently considers valid for the dpy (modes from
* the EDID, etc).
*
* IMPLEMENTATION NOTE: the same mode validation common code will be
* used in each of NVKMS_IOCTL_SET_MODE, NVKMS_IOCTL_VALIDATE_MODE,
* and NVKMS_IOCTL_VALIDATE_MODE_INDEX, but NVKMS won't generally maintain
* a "mode pool" with an exhaustive list of the allowable modes for a
* dpy.
*
*
* DYNAMIC DPY HANDLING
*
* Dynamic dpys (namely, DisplayPort multistream dpys) share the NVDpyId
* namespace with non-dynamic dpys on the same disp. However, dynamic dpys will
* not be listed in NvKmsQueryDispReply::validDpys. Instead, dynamic dpys are
* added and removed from the system dynamically.
*
* When a dynamic dpy is first connected, NVKMS will allocate a new NVDpyId for
* it and generate an NVKMS_EVENT_TYPE_DYNAMIC_DPY_CONNECTED event. When the
* dynamic dpy is disconnected, NVKMS will generate an
* NVKMS_EVENT_TYPE_DYNAMIC_DPY_DISCONNECTED event. Whether the corresponding
* NVDpyId is immediately freed and made available for subsequent dynamic dpys
* depends on client behavior.
*
* Clients may require that a dynamic NVDpyId persist even after the dynamic dpy
* is disconnected. Clients who require this can use
* NVKMS_IOCTL_DECLARE_DYNAMIC_DPY_INTEREST. NVKMS will retain the NVDpyId
* until the dynamic dpy is disconnected and there are no clients who have
* declared "interest" on the particular dynamic dpy. While the NVDpyId
* persists, it will be used for any monitor that is connected at the same
* dynamic dpy address (i.e., port address, in the case of DP MST).
*
*
* FILE DESCRIPTOR HANDLING
*
* With the exception of NVDpyIds, all handles should be assumed to be
* specific to the current file descriptor on which the ioctls are
* performed.
*
* Multiple devices can be allocated on the same file descriptor.
* E.g., to drive the display of multiple GPUs.
*
* If a file descriptor is closed prematurely, either explicitly by
* the client or implicitly by the operating system because the client
* process was terminated, NVKMS will perform an
* NVKMS_IOCTL_FREE_DEVICE for any devices currently allocated by the
* client on the closed file descriptor.
*
* NVKMS file descriptors are normally used as the first argument of
* ioctl(2). However, NVKMS file descriptors are also used for
* granting surfaces (see NVKMS_IOCTL_GRANT_SURFACE) or permissions
* (see NVKMS_IOCTL_GRANT_PERMISSIONS). Any given NVKMS file
* descriptor can only be used for one of these uses.
*
* QUESTIONS:
*
* - Is there any reason for errors to be returned through a status field
* in the Param structures, rather than the ioctl(2) return value?
*
* - Is it too asymmetric that NVKMS_IOCTL_SET_MODE can set a
* mode across heads/disps, but other requests (e.g.,
* NVKMS_IOCTL_SET_CURSOR_IMAGE) operate on a single head?
*
*
* IOCTL PARAMETER ORGANIZATION
*
* For table-driven processing of ioctls, it is useful for all ioctl
* parameters to follow the same convention:
*
* struct NvKmsFooRequest {
* (...)
* };
*
* struct NvKmsFooReply {
* (...)
* };
*
* struct NvKmsFooParams {
* struct NvKmsFooRequest request; //! in
* struct NvKmsFooReply reply; //! out
* };
*
* I.e., all ioctl parameter structures NvKmsFooParams should have
* "request" and "reply" fields, with types "struct NvKmsFooRequest"
* and "struct NvKmsFooReply". C doesn't technically support empty
* structures, so the convention is to place a "padding" NvU32 in
* request or reply structures that would otherwise be empty.
*/
#include "nvtypes.h"
#include "nvlimits.h"
#include "nv_dpy_id.h"
#include "nv_mode_timings.h"
#include "nvkms-api-types.h"
#include "nvgputypes.h" /* NvGpuSemaphore */
#include "nvkms-format.h"
/*
* The NVKMS ioctl commands. See the ioctl parameter declarations
* later in this header file for an explanation of each ioctl command.
*/
enum NvKmsIoctlCommand {
NVKMS_IOCTL_ALLOC_DEVICE,
NVKMS_IOCTL_FREE_DEVICE,
NVKMS_IOCTL_QUERY_DISP,
NVKMS_IOCTL_QUERY_CONNECTOR_STATIC_DATA,
NVKMS_IOCTL_QUERY_CONNECTOR_DYNAMIC_DATA,
NVKMS_IOCTL_QUERY_DPY_STATIC_DATA,
NVKMS_IOCTL_QUERY_DPY_DYNAMIC_DATA,
NVKMS_IOCTL_VALIDATE_MODE_INDEX,
NVKMS_IOCTL_VALIDATE_MODE,
NVKMS_IOCTL_SET_MODE,
NVKMS_IOCTL_SET_CURSOR_IMAGE,
NVKMS_IOCTL_MOVE_CURSOR,
NVKMS_IOCTL_SET_LUT,
NVKMS_IOCTL_IDLE_BASE_CHANNEL,
NVKMS_IOCTL_FLIP,
NVKMS_IOCTL_DECLARE_DYNAMIC_DPY_INTEREST,
NVKMS_IOCTL_REGISTER_SURFACE,
NVKMS_IOCTL_UNREGISTER_SURFACE,
NVKMS_IOCTL_GRANT_SURFACE,
NVKMS_IOCTL_ACQUIRE_SURFACE,
NVKMS_IOCTL_RELEASE_SURFACE,
NVKMS_IOCTL_SET_DPY_ATTRIBUTE,
NVKMS_IOCTL_GET_DPY_ATTRIBUTE,
NVKMS_IOCTL_GET_DPY_ATTRIBUTE_VALID_VALUES,
NVKMS_IOCTL_SET_DISP_ATTRIBUTE,
NVKMS_IOCTL_GET_DISP_ATTRIBUTE,
NVKMS_IOCTL_GET_DISP_ATTRIBUTE_VALID_VALUES,
NVKMS_IOCTL_QUERY_FRAMELOCK,
NVKMS_IOCTL_SET_FRAMELOCK_ATTRIBUTE,
NVKMS_IOCTL_GET_FRAMELOCK_ATTRIBUTE,
NVKMS_IOCTL_GET_FRAMELOCK_ATTRIBUTE_VALID_VALUES,
NVKMS_IOCTL_GET_NEXT_EVENT,
NVKMS_IOCTL_DECLARE_EVENT_INTEREST,
NVKMS_IOCTL_CLEAR_UNICAST_EVENT,
NVKMS_IOCTL_GET_3DVISION_DONGLE_PARAM_BYTES,
NVKMS_IOCTL_SET_3DVISION_AEGIS_PARAMS,
NVKMS_IOCTL_SET_LAYER_POSITION,
NVKMS_IOCTL_GRAB_OWNERSHIP,
NVKMS_IOCTL_RELEASE_OWNERSHIP,
NVKMS_IOCTL_GRANT_PERMISSIONS,
NVKMS_IOCTL_ACQUIRE_PERMISSIONS,
NVKMS_IOCTL_REVOKE_PERMISSIONS,
NVKMS_IOCTL_QUERY_DPY_CRC32,
NVKMS_IOCTL_REGISTER_DEFERRED_REQUEST_FIFO,
NVKMS_IOCTL_UNREGISTER_DEFERRED_REQUEST_FIFO,
NVKMS_IOCTL_ALLOC_SWAP_GROUP,
NVKMS_IOCTL_FREE_SWAP_GROUP,
NVKMS_IOCTL_JOIN_SWAP_GROUP,
NVKMS_IOCTL_LEAVE_SWAP_GROUP,
NVKMS_IOCTL_SET_SWAP_GROUP_CLIP_LIST,
NVKMS_IOCTL_GRANT_SWAP_GROUP,
NVKMS_IOCTL_ACQUIRE_SWAP_GROUP,
NVKMS_IOCTL_RELEASE_SWAP_GROUP,
NVKMS_IOCTL_SWITCH_MUX,
NVKMS_IOCTL_GET_MUX_STATE,
NVKMS_IOCTL_EXPORT_VRR_SEMAPHORE_SURFACE,
NVKMS_IOCTL_ENABLE_VBLANK_SYNC_OBJECT,
NVKMS_IOCTL_DISABLE_VBLANK_SYNC_OBJECT,
};
#define NVKMS_NVIDIA_DRIVER_VERSION_STRING_LENGTH 32
#define NVKMS_MAX_CONNECTORS_PER_DISP 16
#define NVKMS_MAX_HEADS_PER_DISP 4
#define NVKMS_MAX_GPUS_PER_FRAMELOCK 4
#define NVKMS_MAX_DEVICE_REGISTRY_KEYS 16
#define NVKMS_MAX_DEVICE_REGISTRY_KEYNAME_LEN 32
#define NVKMS_MAX_VBLANK_SYNC_OBJECTS_PER_HEAD 6
/*
* There can be at most one SwapGroup per-head, per-disp (and,
* in the extreme, there is one disp per-GPU).
*/
#define NVKMS_MAX_SWAPGROUPS (NVKMS_MAX_HEADS_PER_DISP * NV_MAX_DEVICES)
#define NVKMS_MAX_VALID_SYNC_RANGES 8
#define NVKMS_DPY_NAME_SIZE 128
#define NVKMS_GUID_SIZE 16
#define NVKMS_3DVISION_DONGLE_PARAM_BYTES 20
#define NVKMS_GPU_STRING_SIZE 80
#define NVKMS_LOG2_LUT_ARRAY_SIZE 10
#define NVKMS_LUT_ARRAY_SIZE (1 << NVKMS_LOG2_LUT_ARRAY_SIZE)
#define NVKMS_VRR_SEMAPHORE_SURFACE_SIZE 1024
/*
* The GUID string has the form:
* XXXXXXXX-XXXX-XXXX-XXXX-XXXXXXXXXXXX
* Two Xs per byte, plus four dashes and a NUL byte.
*/
#define NVKMS_GUID_STRING_SIZE ((NVKMS_GUID_SIZE * 2) + 5)
#define NVKMS_MODE_VALIDATION_MAX_INFO_STRING_LENGTH 2048
#define NVKMS_EDID_INFO_STRING_LENGTH (32 * 1024)
/*!
* A base EDID is 128 bytes, with 128 bytes per extension block. 2048
* should be large enough for any EDID we see.
*/
#define NVKMS_EDID_BUFFER_SIZE 2048
/*!
* Description of modetimings.
*
* YUV420 modes require special care since some GPUs do not support YUV420
* scanout in hardware. When timings::yuv420Mode is NV_YUV420_SW, NVKMS will
* set a mode with horizontal values that are half of what are described in
* NvKmsMode, and not enable any color space conversion. When clients allocate
* a surface and populate it with content, the region of interest within the
* surface should be half the width of the NvKmsMode, and the surface content
* should be RGB->YUV color space converted, and decimated from 4:4:4 to 4:2:0.
*
* The NvKmsMode and viewPortOut, specified by the NVKMS client,
* should be in "full" horizontal space, but the surface and
* viewPortIn should be in "half" horizontal space.
*/
struct NvKmsMode {
NvModeTimings timings;
char name[32];
};
/*!
* Mode validation override bit flags, for use in
* NvKmsModeValidationParams::overrides.
*/
enum NvKmsModeValidationOverrides {
NVKMS_MODE_VALIDATION_NO_MAX_PCLK_CHECK = (1 << 0),
NVKMS_MODE_VALIDATION_NO_EDID_MAX_PCLK_CHECK = (1 << 1),
NVKMS_MODE_VALIDATION_NO_HORIZ_SYNC_CHECK = (1 << 2),
NVKMS_MODE_VALIDATION_NO_VERT_REFRESH_CHECK = (1 << 3),
NVKMS_MODE_VALIDATION_NO_EDID_DFP_MAX_SIZE_CHECK = (1 << 4),
NVKMS_MODE_VALIDATION_NO_EXTENDED_GPU_CAPABILITIES_CHECK = (1 << 5),
NVKMS_MODE_VALIDATION_OBEY_EDID_CONTRADICTIONS = (1 << 6),
NVKMS_MODE_VALIDATION_NO_TOTAL_SIZE_CHECK = (1 << 7),
NVKMS_MODE_VALIDATION_NO_DUAL_LINK_DVI_CHECK = (1 << 8),
NVKMS_MODE_VALIDATION_NO_DISPLAYPORT_BANDWIDTH_CHECK = (1 << 9),
NVKMS_MODE_VALIDATION_ALLOW_NON_3DVISION_MODES = (1 << 10),
NVKMS_MODE_VALIDATION_ALLOW_NON_EDID_MODES = (1 << 11),
NVKMS_MODE_VALIDATION_ALLOW_NON_HDMI3D_MODES = (1 << 12),
NVKMS_MODE_VALIDATION_NO_MAX_SIZE_CHECK = (1 << 13),
NVKMS_MODE_VALIDATION_NO_HDMI2_CHECK = (1 << 14),
NVKMS_MODE_VALIDATION_NO_RRX1K_CHECK = (1 << 15),
NVKMS_MODE_VALIDATION_REQUIRE_BOOT_CLOCKS = (1 << 16),
NVKMS_MODE_VALIDATION_ALLOW_DP_INTERLACED = (1 << 17),
NVKMS_MODE_VALIDATION_NO_INTERLACED_MODES = (1 << 18),
};
/*!
* Frequency information used during mode validation (for HorizSync
* and VertRefresh) can come from several possible sources. NVKMS
* selects the frequency information by prioritizing the input sources
* and then reports the selected source.
*
* Without client input, NVKMS will use frequency ranges from the
* EDID, if available. If there is no EDID, NVKMS will fall back to
* builtin conservative defaults.
*
* The client can specify frequency ranges that are used instead of
* anything in the EDID (_CLIENT_BEFORE_EDID), or frequency ranges
* that are used only if no EDID-reported ranges are available
* (_CLIENT_AFTER_EDID).
*/
enum NvKmsModeValidationFrequencyRangesSource {
NVKMS_MODE_VALIDATION_FREQUENCY_RANGE_SOURCE_NONE = 0,
NVKMS_MODE_VALIDATION_FREQUENCY_RANGE_SOURCE_CLIENT_BEFORE_EDID = 1,
NVKMS_MODE_VALIDATION_FREQUENCY_RANGE_SOURCE_EDID = 2,
NVKMS_MODE_VALIDATION_FREQUENCY_RANGE_SOURCE_CLIENT_AFTER_EDID = 3,
NVKMS_MODE_VALIDATION_FREQUENCY_RANGE_SOURCE_CONSERVATIVE_DEFAULTS = 4,
};
/*!
* Mode validation parameters.
*/
struct NvKmsModeValidationFrequencyRanges {
enum NvKmsModeValidationFrequencyRangesSource source;
NvU32 numRanges;
struct {
NvU32 high;
NvU32 low;
} range[NVKMS_MAX_VALID_SYNC_RANGES];
};
struct NvKmsModeValidationValidSyncs {
/*! If TRUE, ignore frequency information from the EDID. */
NvBool ignoreEdidSource;
/*! values are in Hz */
struct NvKmsModeValidationFrequencyRanges horizSyncHz;
/*! values are in 1/1000 Hz */
struct NvKmsModeValidationFrequencyRanges vertRefreshHz1k;
};
enum NvKmsStereoMode {
NVKMS_STEREO_DISABLED = 0,
NVKMS_STEREO_NVIDIA_3D_VISION,
NVKMS_STEREO_NVIDIA_3D_VISION_PRO,
NVKMS_STEREO_HDMI_3D,
NVKMS_STEREO_OTHER,
};
struct NvKmsModeValidationParams {
NvBool verboseModeValidation;
NvBool moreVerboseModeValidation;
/*!
* Normally, if a mode supports both YUV 4:2:0 and RGB 4:4:4,
* NVKMS will prefer RGB 4:4:4 if both the monitor and the GPU
* support it. Use preferYUV420 to override that preference.
*/
NvBool preferYUV420;
enum NvKmsStereoMode stereoMode;
NvU32 overrides;
struct NvKmsModeValidationValidSyncs validSyncs;
/*!
* Normally, NVKMS will determine on its own whether to use Display
* Stream Compression (DSC). Use forceDsc to force NVKMS to use DSC,
* when the GPU supports it.
*/
NvBool forceDsc;
/*!
* When enabled, Display Stream Compression (DSC) has an
* associated bits/pixel rate, which NVKMS normally computes.
* Use dscOverrideBitsPerPixelX16 to override the DSC bits/pixel rate.
* This is in units of 1/16 of a bit per pixel.
*
* This target bits/pixel rate should be >= 8.0 and <= 32.0, i.e. the valid
* bits/pixel values are members of the sequence 8.0, 8.0625, 8.125, ...,
* 31.9375, 32.0. You can convert bits/pixel value to
* the dscOverrideBitsPerPixelX16 as follow:
*
* +------------------+--------------------------------------------+
* | bits_per_pixel | dscBitsPerPixelX16 = bits_per_pixel * 16 |
* +------------------+--------------------------------------------+
* | 8.0 | 128 |
* | 8.0625 | 129 |
* | . | . |
* | . | . |
* | . | . |
* | 31.9375 | 511 |
* | 32.0 | 512 |
* +------------------+--------------------------------------------+
*
* If the specified dscOverrideBitsPerPixelX16 is out of range,
* then mode validation may fail.
*
* When dscOverrideBitsPerPixelX16 is 0, NVKMS compute the rate itself.
*/
NvU32 dscOverrideBitsPerPixelX16;
};
/*!
* The list of pixelShift modes.
*/
enum NvKmsPixelShiftMode {
NVKMS_PIXEL_SHIFT_NONE = 0,
NVKMS_PIXEL_SHIFT_4K_TOP_LEFT,
NVKMS_PIXEL_SHIFT_4K_BOTTOM_RIGHT,
NVKMS_PIXEL_SHIFT_8K,
};
/*!
* The available resampling methods used when viewport scaling is requested.
*/
enum NvKmsResamplingMethod {
NVKMS_RESAMPLING_METHOD_BILINEAR = 0,
NVKMS_RESAMPLING_METHOD_BICUBIC_TRIANGULAR,
NVKMS_RESAMPLING_METHOD_BICUBIC_BELL_SHAPED,
NVKMS_RESAMPLING_METHOD_BICUBIC_BSPLINE,
NVKMS_RESAMPLING_METHOD_BICUBIC_ADAPTIVE_TRIANGULAR,
NVKMS_RESAMPLING_METHOD_BICUBIC_ADAPTIVE_BELL_SHAPED,
NVKMS_RESAMPLING_METHOD_BICUBIC_ADAPTIVE_BSPLINE,
NVKMS_RESAMPLING_METHOD_NEAREST,
NVKMS_RESAMPLING_METHOD_DEFAULT = NVKMS_RESAMPLING_METHOD_BILINEAR,
};
enum NvKmsWarpMeshDataType {
NVKMS_WARP_MESH_DATA_TYPE_TRIANGLES_XYUVRQ,
NVKMS_WARP_MESH_DATA_TYPE_TRIANGLE_STRIP_XYUVRQ,
};
/*!
* Description of a cursor image on a single head; this is used by any
* NVKMS request that needs to specify the cursor image.
*/
struct NvKmsSetCursorImageCommonParams {
/*! The surface to display in the cursor. */
NvKmsSurfaceHandle surfaceHandle[NVKMS_MAX_EYES];
/*!
* The cursor composition parameters gets read and applied only if the
* specified cursor surface is not null.
*/
struct NvKmsCompositionParams cursorCompParams;
};
/*!
* Description of the cursor position on a single head; this is used
* by any NVKMS request that needs to specify the cursor position.
*
* x,y are relative to the current viewPortIn configured on the head.
*/
struct NvKmsMoveCursorCommonParams {
NvS16 x; /*! in */
NvS16 y; /*! in */
};
/*!
* Per-component arrays of NvU16s describing the LUT; used for both the input
* LUT and output LUT.
*/
struct NvKmsLutRamps {
NvU16 red[NVKMS_LUT_ARRAY_SIZE]; /*! in */
NvU16 green[NVKMS_LUT_ARRAY_SIZE]; /*! in */
NvU16 blue[NVKMS_LUT_ARRAY_SIZE]; /*! in */
};
/*!
* Description of the main layer LUT on a single head; this is used by any NVKMS
* request that needs to specify the LUT.
*/
struct NvKmsSetInputLutParams {
NvBool specified;
NvU32 depth; /*! used bits per pixel (8, 15, 16, 24, 30) */
/*!
* The first and last elements (inclusive) in the color arrays to
* use. Valid values are in the range [0,N], where N is a
* function of depth:
*
* Depth N
* 8 256
* 15 32
* 16 64
* 24 256
* 30 1024
*
* 'start' is the first element in the color arrays to use.
*/
NvU32 start;
/*!
* 'end' is the last element (inclusive) in the color arrays to
* use. If end == 0, this command will disable the HW LUT for
* this head.
*
* The other fields in this structure, besides 'specified', are ignored if
* end == 0.
*/
NvU32 end;
/*!
* Pointer to struct NvKmsLutRamps describing the LUT.
* Elements [start,end] will be used.
*
* Each entry in the input LUT has valid values in the range [0, 65535].
* However, on pre-Turing GPUs only 11 bits are significant; NVKMS will
* convert values in this range into the appropriate internal format.
*
* Use nvKmsPointerToNvU64() to assign pRamps.
*/
NvU64 pRamps NV_ALIGN_BYTES(8);
};
/*!
* Description of the output LUT on a single head; this is used by any NVKMS
* request that needs to specify the LUT.
*
* Unlike the input LUT:
* - specifying the output LUT updates all values at once.
*
* Each entry in the output LUT has valid values in the range [0, 65535].
* However, only 11 bits are significant; NVKMS will convert values in this
* range into the appropriate internal format.
*/
struct NvKmsSetOutputLutParams {
NvBool specified;
NvBool enabled;
/*!
* Pointer to struct NvKmsLutRamps containing the actual LUT data, if
* required.
* Use nvKmsPointerToNvU64() to assign pRamps.
*/
NvU64 pRamps NV_ALIGN_BYTES(8);
};
/*!
* Description of the LUT on a single head; this is used by any NVKMS
* request that needs to specify the LUT.
*/
struct NvKmsSetLutCommonParams {
struct NvKmsSetInputLutParams input;
struct NvKmsSetOutputLutParams output;
NvBool synchronous; /*! block until the LUT update is complete */
};
struct NvKmsNIsoSurface {
NvKmsSurfaceHandle surfaceHandle;
enum NvKmsNIsoFormat format;
NvU16 offsetInWords;
};
struct NvKmsCompletionNotifierDescription {
struct NvKmsNIsoSurface surface;
NvBool awaken;
};
struct NvKmsSemaphore {
struct NvKmsNIsoSurface surface;
NvU32 value;
};
enum NvKmsSyncptType {
NVKMS_SYNCPT_TYPE_NONE,
NVKMS_SYNCPT_TYPE_RAW,
NVKMS_SYNCPT_TYPE_FD,
};
struct NvKmsSyncpt {
enum NvKmsSyncptType type;
union {
int fd;
struct {
NvU32 id;
NvU32 value;
} raw;
} u;
};
struct NvKmsChannelSyncObjects {
/*
* If useSyncpt is set to FALSE, clients can provide an acquisition and/or
* release semaphore via the 'syncObjects.semaphores' struct.
*
* If NvKmsAllocDeviceReply::supportsIndependentAcqRelSemaphore is
* FALSE, then 'syncObjects.semaphores.acquire.surface' must be the same
* as 'syncObjects.semaphores.release.surface'. In other words, the same
* exact semaphore surface must be used for both acquire and release.
*
* If NvKmsAllocDeviceReply::supportsIndependentAcqRelSemaphore is
* TRUE, then the client is allowed to provide different semaphore
* surfaces for acquire and release.
*
* If useSyncpt is set to TRUE, clients can provide a pre-syncpt that they
* want the display engine to wait on before scanning out from the given
* buffer, and can specify that they want NVKMS to return a post-syncpt
* that they can wait on, via the 'syncObjects.syncpts' struct.
*
* The post-syncpt that NVKMS returns will be signaled once the
* buffer that was activated by this flip is displaced. As a typical
* example:
* - Client flips buffer A, and requests a post-syncpt PS.
* - Buffer A becomes active at the next frame boundary, and display
* starts scanning out buffer A.
* - Client flips buffer B.
* - Once the UPDATE for the buffer B flip is processed and display
* has finished sending the last pixel of buffer A to precomp for
* the current frame, post-syncpt PS will get signaled.
*
* Clients can use this option iff
* NvKmsAllocDeviceReply::supportsSyncpts is TRUE.
*/
NvBool useSyncpt;
union {
struct {
struct NvKmsSemaphore acquire;
struct NvKmsSemaphore release;
} semaphores;
struct {
struct NvKmsSyncpt pre;
enum NvKmsSyncptType requestedPostType;
} syncpts;
} u;
};
enum NvKmsOutputTf {
/*
* NVKMS itself won't apply any OETF (clients are still
* free to provide a custom OLUT)
*/
NVKMS_OUTPUT_TF_NONE = 0,
NVKMS_OUTPUT_TF_PQ = 1,
};
/*!
* HDR Static Metadata Type1 Descriptor as per CEA-861.3 spec.
* This is expected to match exactly with the spec.
*/
struct NvKmsHDRStaticMetadata {
/*!
* Color primaries of the data.
* These are coded as unsigned 16-bit values in units of 0.00002,
* where 0x0000 represents zero and 0xC350 represents 1.0000.
*/
struct {
NvU16 x, y;
} displayPrimaries[3];
/*!
* White point of colorspace data.
* These are coded as unsigned 16-bit values in units of 0.00002,
* where 0x0000 represents zero and 0xC350 represents 1.0000.
*/
struct {
NvU16 x, y;
} whitePoint;
/**
* Maximum mastering display luminance.
* This value is coded as an unsigned 16-bit value in units of 1 cd/m2,
* where 0x0001 represents 1 cd/m2 and 0xFFFF represents 65535 cd/m2.
*/
NvU16 maxDisplayMasteringLuminance;
/*!
* Minimum mastering display luminance.
* This value is coded as an unsigned 16-bit value in units of
* 0.0001 cd/m2, where 0x0001 represents 0.0001 cd/m2 and 0xFFFF
* represents 6.5535 cd/m2.
*/
NvU16 minDisplayMasteringLuminance;
/*!
* Maximum content light level.
* This value is coded as an unsigned 16-bit value in units of 1 cd/m2,
* where 0x0001 represents 1 cd/m2 and 0xFFFF represents 65535 cd/m2.
*/
NvU16 maxCLL;
/*!
* Maximum frame-average light level.
* This value is coded as an unsigned 16-bit value in units of 1 cd/m2,
* where 0x0001 represents 1 cd/m2 and 0xFFFF represents 65535 cd/m2.
*/
NvU16 maxFALL;
};
enum NvKmsInputColorSpace {
/* Unknown colorspace; no de-gamma will be applied */
NVKMS_SURFACE_COLORSPACE_NONE = 0,
};
/*!
* Description of how to flip on a single head.
*
* viewPortIn::point describes the position of the viewPortIn that
* should be scaled to the viewPortOut of the head. The
* viewPortSizeIn is specified by NvKmsSetModeOneHeadRequest. Note
* that viewPortIn::point is in desktop coordinate space, and
* therefore applies across all layers.
*
* For YUV420 modes, the surfaces and position should be in "half"
* horizontal space. See the explanation in NvKmsMode.
*
* If 'specified' is FALSE for any of the layers, then the current
* hardware value is used.
*/
struct NvKmsFlipCommonParams {
struct {
NvBool specified;
struct NvKmsPoint point;
} viewPortIn;
struct {
struct NvKmsSetCursorImageCommonParams image;
NvBool imageSpecified;
struct NvKmsMoveCursorCommonParams position;
NvBool positionSpecified;
} cursor;
/*
* Set the output transfer function.
*
* If output transfer function is HDR and staticMetadata is disabled
* for all the layers, flip request will be rejected.
*
* If output transfer function is HDR and staticMetadata is enabled
* for any of the layers, HDR output will be enabled. In this case,
* output lut values specified during modeset will be ignored and
* output lut will be set with the specified HDR transfer function.
*
* If output transfer function is SDR and staticMetadata is enabled,
* HDR content for that layer will be tonemapped to the SDR output
* range.
*/
struct {
enum NvKmsOutputTf val;
NvBool specified;
} tf;
struct {
struct {
NvKmsSurfaceHandle handle[NVKMS_MAX_EYES];
struct NvKmsRRParams rrParams;
NvBool specified;
} surface;
/*
* sizeIn/sizeOut can be used when
* NvKmsAllocDeviceReply::layerCaps[layer].supportsWindowMode is TRUE.
*/
struct {
struct NvKmsSize val;
NvBool specified;
} sizeIn;
struct {
struct NvKmsSize val;
NvBool specified;
} sizeOut;
/*
* Set the position of the layer, relative to the upper left
* corner of the surface. This controls the same state as
* NVKMS_IOCTL_SET_LAYER_POSITION.
*
* This field can be used when
* NvKmsAllocDeviceReply::layerCaps[layer].supportsWindowMode is TRUE.
*/
struct {
struct NvKmsSignedPoint val;
NvBool specified;
} outputPosition;
struct {
struct NvKmsCompletionNotifierDescription val;
NvBool specified;
} completionNotifier;
struct {
struct NvKmsChannelSyncObjects val;
/* If 'specified' is FALSE, then the current hardware value is used. */
NvBool specified;
} syncObjects;
/*
* If 'maxDownscaleFactors::specified' is true, nvkms will set the
* max H/V downscale usage bounds to the values specified in
* 'maxDownscaleFactors::horizontal' and 'maxDownscaleFactors::vertical'.
*
* If the 'maxDownscaleFactors::specified' values are within the bounds
* of 'NvKmsSetModeOneHeadReply::guaranteedUsage', then clients can expect
* the flip to succeed. If the 'maxDownscaleFactors::specified' values are
* beyond the bounds of 'NvKmsSetModeOneHeadReply::guaranteedUsage' but
* within 'NvKmsSetModeOneHeadReply::possibleUsage', then the request may
* legitimately fail due to insufficient display bandwidth and clients
* need to be prepared to handle that flip request failure.
*
* If 'maxDownscaleFactors::specified' is false, nvkms will calculate max
* H/V downscale factor by quantizing the range. E.g., max H/V downscale
* factor supported by HW is 4x for 5-tap and 2x for 2-tap mode. If
* 5-tap mode is required, the target usage bound that nvkms will
* attempt to program will either allow up to 2x downscaling, or up to
* 4x downscaling. If 2-tap mode is required, the target usage bound
* that NVKMS will attempt to program will allow up to 2x downscaling.
* Example: to downscale from 4096x2160 -> 2731x864 in 5-tap mode,
* NVKMS would specify up to 2x for the H downscale bound (required is
* 1.5x), and up to 4x for the V downscale bound (required is 2.5x).
*/
struct {
/*
* Maximum vertical downscale factor (scaled by 1024)
*
* For example, if the downscale factor is 1.5, then maxVDownscaleFactor
* would be 1.5 x 1024 = 1536.
*/
NvU16 vertical;
/*
* Maximum horizontal downscale factor (scaled by 1024)
*
* See the example above for vertical.
*/
NvU16 horizontal;
NvBool specified;
} maxDownscaleFactors;
NvBool tearing;
/*
* When true, we will flip to this buffer whenever the current eye is
* finished scanning out. Otherwise, this flip will only execute after
* both eyes have finished scanout.
*
* Note that if this is FALSE and a vsynced stereo flip is requested,
* the buffers in this flip will be displayed for minPresentInterval*2
* vblanks, one for each eye.
*
* This flag cannot be used for the overlay layer.
*/
NvBool perEyeStereoFlip;
/* When non-zero, block the flip until PTIMER >= timeStamp. */
NvU64 timeStamp NV_ALIGN_BYTES(8);
NvU8 minPresentInterval;
/* This field cannot be used for the main layer right now. */
struct {
struct NvKmsCompositionParams val;
NvBool specified;
} compositionParams;
/*
* Color-space conversion matrix applied to the layer before
* compositing.
*
* If csc::specified is TRUE and csc::useMain is TRUE, then the CSC
* matrix specified in the main layer is used instead of the one here.
* If csc::specified is FALSE, then the CSC matrix used from the previous
* flip is used. csc::useMain must be set to FALSE for the main layer.
*/
struct {
NvBool specified;
NvBool useMain;
struct NvKmsCscMatrix matrix;
} csc;
/*
* When true, all pending flips and synchronization operations get
* ignored, and channel flips to given buffer. Notifier and semaphore
* should not be specified if this flag is true. This flag does
* nothing if set true for NVKMS_IOCTL_SET_MODE ioctl.
*
* This flag allows client to remove stalled flips and unblock
* the channel.
*
* This flag cannot be used for the overlay layer.
*/
NvBool skipPendingFlips;
/*
* This field can be used when
* NvKmsAllocDeviceReply::layerCaps[layer].supportsHDR = TRUE.
*
* If staticMetadata is enabled for multiple layers, flip request
* will be rejected.
*/
struct {
NvBool specified;
/*!
* If TRUE, enable HDR static metadata. If FALSE, disable it.
*
* Note that “specified” serves to mark the field as being changed
* in this flip request, rather than as specified for this frame.
* So to disable HDR static metadata, set hdr.specified = TRUE and
* hdr.staticMetadata.enabled = FALSE.
*/
NvBool enabled;
struct NvKmsHDRStaticMetadata staticMetadata;
} hdr;
struct {
enum NvKmsInputColorSpace val;
NvBool specified;
} colorspace;
} layer[NVKMS_MAX_LAYERS_PER_HEAD];
};
struct NvKmsFlipCommonReplyOneHead {
struct {
struct NvKmsSyncpt postSyncpt;
} layer[NVKMS_MAX_LAYERS_PER_HEAD];
};
/*!
* NVKMS_IOCTL_ALLOC_DEVICE: Allocate an NVKMS device object.
*
* This has the scope of a resman SLI device.
*
* Multiple clients can allocate devices (DRM-KMS, multiple X
* servers). Clients should configure SLI before initializing NVKMS.
* NVKMS will query resman for the current SLI topology.
*
* The SLI configuration (both the linked SLI device, and the sliMosaic
* boolean below) will be latched when the specified GPU transitions
* from zero NVKMS devices allocated to one NVKMS device allocated.
*
* The returned information will remain static until the NVKMS device
* object is freed.
*/
struct NvKmsAllocDeviceRequest {
/*!
* Clients should populate versionString with the value of
* NV_VERSION_STRING from nvUnixVersion.h. This is used for a
* version handshake.
*/
char versionString[NVKMS_NVIDIA_DRIVER_VERSION_STRING_LENGTH];
/*!
* The (primary) GPU for this device; this is used as the value
* for NV0080_ALLOC_PARAMETERS::deviceId.
*/
NvU32 deviceId;
/*!
* Whether SLI Mosaic is requested: i.e., multiple disps, one
* per physical GPU, for the SLI device.
*/
NvBool sliMosaic;
/*!
* When tryInferSliMosaicFromExistingDevice=TRUE, then the above
* 'sliMosaic' field is ignored and the ALLOC_DEVICE request will
* inherit the current sliMosaic state of the existing device
* identified by deviceId. If there is not an existing device for
* deviceId, then the ALLOC_DEVICE request will proceed normally, honoring
* the requested sliMosaic state.
*/
NvBool tryInferSliMosaicFromExistingDevice;
/*!
* NVKMS will use the 3D engine for headSurface. If clients want to avoid
* the use of the 3D engine, set no3d = TRUE. Note this will cause modesets
* that require headSurface to fail.
*
* This flag is only honored when there is not already an existing device
* for the deviceId.
*/
NvBool no3d;
/*!
* When enableConsoleHotplugHandling is TRUE, NVKMS will start handling
* hotplug events at the console when no modeset owner is present.
*
* If FALSE, console hotplug handling behavior is not changed.
*
* This should be set to TRUE for clients that intend to allocate the device
* but don't intend to become the modeset owner right away. It should be set
* to FALSE for clients that may take modeset ownership immediately, in
* order to suppress hotplug handling between the NVKMS_IOCTL_ALLOC_DEVICE
* and NVKMS_IOCTL_GRAB_OWNERSHIP calls when the calling client is the first
* to allocate the device.
*
* Note that NVKMS_IOCTL_RELEASE_OWNERSHIP also enables console hotplug
* handling. Once enabled, console hotplug handling remains enabled until
* the last client frees the device.
*/
NvBool enableConsoleHotplugHandling;
struct {
/* name[0] == '\0' for unused registryKeys[] array elements. */
char name[NVKMS_MAX_DEVICE_REGISTRY_KEYNAME_LEN];
NvU32 value;
} registryKeys[NVKMS_MAX_DEVICE_REGISTRY_KEYS];
};
enum NvKmsAllocDeviceStatus {
NVKMS_ALLOC_DEVICE_STATUS_SUCCESS,
NVKMS_ALLOC_DEVICE_STATUS_VERSION_MISMATCH,
NVKMS_ALLOC_DEVICE_STATUS_BAD_REQUEST,
NVKMS_ALLOC_DEVICE_STATUS_FATAL_ERROR,
NVKMS_ALLOC_DEVICE_STATUS_NO_HARDWARE_AVAILABLE,
NVKMS_ALLOC_DEVICE_STATUS_CORE_CHANNEL_ALLOC_FAILED,
};
struct NvKmsAllocDeviceReply {
enum NvKmsAllocDeviceStatus status;
/*!
* The handle to use when identifying this NVKMS device in
* subsequent calls.
*/
NvKmsDeviceHandle deviceHandle;
/*!
* A bitmask, indicating the GPUs, one per bit, contained by this
* device.
*/
NvU32 subDeviceMask;
/*! The number of heads on each disp. */
NvU32 numHeads;
/*! The number of disps. */
NvU32 numDisps;
/*! The handle to identify each disp, in dispHandles[0..numDisps). */
NvKmsDispHandle dispHandles[NVKMS_MAX_SUBDEVICES];
/*!
* Device-wide Capabilities: of the display engine.
*
* IMPLEMENTATION NOTE: this is the portion of DispHalRec::caps
* that can vary between EVO classes.
*/
NvBool supportsInbandStereoSignaling;
NvBool requiresVrrSemaphores;
NvBool inputLutAppliesToBase;
/*!
* Whether the client can allocate and manipulate SwapGroup objects via
* NVKMS_IOCTL_ALLOC_SWAP_GROUP and friends.
*/
NvBool supportsSwapGroups;
/*!
* Whether the NVKMS SwapGroup implementation supports Warp and Blend on
* this device.
*/
NvBool supportsWarpAndBlend;
/*!
* When nIsoSurfacesInVidmemOnly=TRUE, then only video memory
* surfaces can be used for the surface in
* NvKmsCompletionNotifierDescription or NvKmsSemaphore.
*/
NvBool nIsoSurfacesInVidmemOnly;
/*
* When requiresAllAllocationsInSysmem=TRUE, then all memory allocations
* that will be accessed by display must come from sysmem.
*/
NvBool requiresAllAllocationsInSysmem;
/*
* Whether the device that NVKMS is driving supports headSurface GPU
* composition.
*/
NvBool supportsHeadSurface;
/*!
* The display engine supports a "legacy" format for notifiers and
* semaphores (one word for semaphores and base channel notifiers;
* two words for overlay notifiers). On newer GPUs, the display
* engine also supports a similar four word semaphore and notifier
* format used by graphics.
*
* This describes which values are valid for NvKmsNIsoFormat.
*
* Iff a particular enum NvKmsNIsoFormat 'value' is supported,
* then (1 << value) will be set in validNIsoFormatMask.
*/
NvU8 validNIsoFormatMask;
/*!
* Which NvKmsResamplingMethod enum values are supported by the NVKMS
* device.
*
* Iff a particular enum NvKmsResamplingMethod 'value' is supported, then (1
* << value) will be set in validResamplingMethodMask.
*/
NvU32 validResamplingMethodMask;
NvU32 surfaceAlignment;
NvU32 maxWidthInBytes;
NvU32 maxWidthInPixels;
NvU32 maxHeightInPixels;
NvU32 maxCursorSize;
/*!
* The page kind used by the GPU's MMU for uncompressed block-linear color
* formats.
*/
NvU8 genericPageKind;
/*!
* Describes the supported Color Key selects and blending modes for match
* and nomatch cursor pixels.
*/
struct NvKmsCompositionCapabilities cursorCompositionCaps;
/*! The number of layers attached to each head. */
NvU32 numLayers[NVKMS_MAX_HEADS_PER_DISP];
/*!
* Describes supported functionalities for each layer.
*/
struct NvKmsLayerCapabilities layerCaps[NVKMS_MAX_LAYERS_PER_HEAD];
/*!
* This bitmask specifies all of the (rotation, reflectionX, reflectionY)
* combinations that are supported for the main and overlay layers.
* Each bit in this bitmask is mapped to one combination per the scheme
* in NvKmsRRParamsToCapBit().
*/
NvU16 validLayerRRTransforms;
/*!
* IO coherency modes that display supports for ISO and NISO memory
* allocations, respectively.
*/
NvKmsDispIOCoherencyModes isoIOCoherencyModes;
NvKmsDispIOCoherencyModes nisoIOCoherencyModes;
/*!
* 'supportsSyncpts' indicates whether NVKMS supports the use of syncpts
* for synchronization.
*/
NvBool supportsSyncpts;
/*!
* 'supportsIndependentAcqRelSemaphore' indicates whether HW supports
* configuring different semaphores for acquire and release for a buffer
* flip on a given layer.
*/
NvBool supportsIndependentAcqRelSemaphore;
/*!
* 'supportsVblankSyncObjects' indicates whether HW supports raster
* generator sync objects that signal at vblank.
*/
NvBool supportsVblankSyncObjects;
};
struct NvKmsAllocDeviceParams {
struct NvKmsAllocDeviceRequest request; /*! in */
struct NvKmsAllocDeviceReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_FREE_DEVICE: Free the NVKMS device object specified by
* deviceHandle.
*
* The underlying device is not actually freed until all callers of
* NVKMS_IOCTL_ALLOC_DEVICE have freed their reference to the device.
*
* When a client calls FREE_DEVICE, any configuration specified by
* that client will be removed:
* - Any EDID overrides.
* - Any interest declared on dynamic dpys.
* - Any cursor image on any head.
* - Any custom LUT contents.
* - Any interest declared on any events.
*
* XXX define how FREE_DEVICE interacts with:
* - concurrent X servers on different VTs
* - console restore
*/
struct NvKmsFreeDeviceRequest {
NvKmsDeviceHandle deviceHandle;
};
struct NvKmsFreeDeviceReply {
NvU32 padding;
};
struct NvKmsFreeDeviceParams {
struct NvKmsFreeDeviceRequest request; /*! in */
struct NvKmsFreeDeviceReply reply; /*!out */
};
/*!
* NVKMS_IOCTL_QUERY_DISP: Query information about the NVKMS disp
* object specified by the tuple (deviceHandle, dispHandle).
*
* The returned information will remain static until the NVKMS device
* object is freed.
*/
struct NvKmsQueryDispRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
};
struct NvKmsQueryDispReply {
/*!
* The instance of the subdevice that owns this disp.
* NVBIT(displayOwner) will be present in subDeviceMask.
*/
NvU32 displayOwner;
/*! A bitmask of the device's subdevices used by this disp. */
NvU32 subDeviceMask;
/*! The possible dpys for this disp, excluding any dynamic dpys. */
NVDpyIdList validDpys;
/*! The dpys that were driven at boot-time, if any. */
NVDpyIdList bootDpys;
/*! The dpys that are capable of dynamic mux switching, if any. */
NVDpyIdList muxDpys;
/*! The framelock device, if any, connected to this disp. */
NvKmsFrameLockHandle frameLockHandle;
/*! The number of connectors on this disp. */
NvU32 numConnectors;
/*!
* The handle to identify each connector, in
* connectorHandles[0..numConnectors)
*/
NvKmsConnectorHandle connectorHandles[NVKMS_MAX_CONNECTORS_PER_DISP];
/*!
* A string describing one of the the GPUs used by this disp. The
* NVKMS log will also print this string to the kernel log. Users
* should be able to correlate GPUs between NVKMS and NVKMS
* clients using this string.
*/
char gpuString[NVKMS_GPU_STRING_SIZE];
};
struct NvKmsQueryDispParams {
struct NvKmsQueryDispRequest request; /*! in */
struct NvKmsQueryDispReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_QUERY_CONNECTOR_STATIC_DATA: Query information about the NVKMS
* connector object specified by the triplet (deviceHandle, dispHandle,
* connectorHandle).
*
* The returned information will remain static until the NVKMS device
* object is freed.
*/
struct NvKmsQueryConnectorStaticDataRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
NvKmsConnectorHandle connectorHandle;
};
struct NvKmsQueryConnectorStaticDataReply {
NVDpyId dpyId;
NvBool isDP;
NvBool isLvds;
NvBool locationOnChip;
NvU32 legacyTypeIndex;
NvKmsConnectorType type;
NvU32 typeIndex;
NvKmsConnectorSignalFormat signalFormat;
NvU32 physicalIndex;
NvU32 physicalLocation;
/* Bitmask of valid heads to drive dpy(s) on this connector. */
NvU32 headMask;
};
struct NvKmsQueryConnectorStaticDataParams {
struct NvKmsQueryConnectorStaticDataRequest request; /*! in */
struct NvKmsQueryConnectorStaticDataReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_QUERY_CONNECTOR_DYNAMIC_DATA: Query dynamic information about the
* NVKMS connector object specified by the triplet (deviceHandle, dispHandle,
* connectorHandle).
*/
struct NvKmsQueryConnectorDynamicDataRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
NvKmsConnectorHandle connectorHandle;
};
struct NvKmsQueryConnectorDynamicDataReply {
#define NVKMS_DP_DETECT_COMPLETE_POLL_INTERVAL_USEC 100000 /* in microseconds */
#define NVKMS_DP_DETECT_COMPLETE_TIMEOUT_USEC 10000000 /* in microseconds */
/*
* For DisplayPort devices, indicates whether the DisplayPort library is
* finished detecting devices on this connector. This is set to TRUE for
* other devices because NVKMS knows as soon as ALLOC_DEVICE is complete
* whether the device is connected or not.
*/
NvBool detectComplete;
/*
* Contains the list of display IDs for dynamic dpys detected on this
* connector.
*/
NVDpyIdList dynamicDpyIdList;
};
struct NvKmsQueryConnectorDynamicDataParams {
struct NvKmsQueryConnectorDynamicDataRequest request; /*! in */
struct NvKmsQueryConnectorDynamicDataReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_QUERY_DPY_STATIC_DATA: Query static information about
* the NVKMS dpy object specified by the triplet (deviceHandle,
* dispHandle, dpyId). This information should remain static for the
* lifetime of the dpy.
*/
struct NvKmsQueryDpyStaticDataRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
NVDpyId dpyId;
};
struct NvKmsQueryDpyStaticDataReply {
NvKmsConnectorHandle connectorHandle; /*! The connector driving this dpy. */
NvU32 type; /*! NV0073_CTRL_SPECIFIC_DISPLAY_TYPE_ */
char dpAddress[NVKMS_DP_ADDRESS_STRING_LENGTH];
NvBool mobileInternal;
NvBool isDpMST;
};
struct NvKmsQueryDpyStaticDataParams {
struct NvKmsQueryDpyStaticDataRequest request; /*! in */
struct NvKmsQueryDpyStaticDataReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_QUERY_DPY_DYNAMIC_DATA: Query dynamic information about
* the NVKMS dpy object specified by the triplet (deviceHandle,
* dispHandle, dpyId).
*
* This information should be re-queried after an
* NVKMS_EVENT_TYPE_DPY_CHANGED event.
*/
struct NvKmsQueryDpyDynamicDataRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
NVDpyId dpyId;
NvBool forceConnected;
NvBool forceDisconnected;
NvBool overrideEdid;
NvBool ignoreEdid;
NvBool ignoreEdidChecksum;
NvBool allowDVISpecPClkOverride;
NvBool dpInbandStereoSignaling;
NvBool disableACPIBrightnessHotkeys;
/*
* If overrideEdid is TRUE, then edid::buffer[] contains an EDID
* to override anything detected.
*/
struct {
NvU16 bufferSize;
NvU8 buffer[NVKMS_EDID_BUFFER_SIZE];
} edid;
};
enum NvKmsDpyVRRType {
NVKMS_DPY_VRR_TYPE_NONE,
NVKMS_DPY_VRR_TYPE_GSYNC,
NVKMS_DPY_VRR_TYPE_ADAPTIVE_SYNC_DEFAULTLISTED,
NVKMS_DPY_VRR_TYPE_ADAPTIVE_SYNC_NON_DEFAULTLISTED,
};
struct NvKmsQueryDpyDynamicDataReply {
char name[NVKMS_DPY_NAME_SIZE];
NvU32 maxPixelClockKHz;
NvBool connected;
NvBool isVirtualRealityHeadMountedDisplay;
struct {
NvU8 heightInCM; /* vertical screen size */
NvU8 widthInCM; /* horizontal screen size */
} physicalDimensions;
/*!
* Which VRR type has been selected for this display, either true
* G-SYNC, Adaptive-Sync defaultlisted, or Adaptive-Sync non-defaultlisted.
*/
enum NvKmsDpyVRRType vrrType;
struct {
NvBool supported;
NvBool isDLP;
NvBool isAegis;
NvU32 subType; /*! STEREO_PLUG_AND_PLAY_ from nvStereoDisplayDef.h */
} stereo3DVision;
struct {
struct {
NvBool valid;
NvU8 buffer[NVKMS_GUID_SIZE];
char str[NVKMS_GUID_STRING_SIZE];
} guid;
} dp;
struct {
/*!
* The size of the EDID in buffer[], or 0 if there is no EDID
* available in buffer[].
*/
NvU16 bufferSize;
/*!
* Whether NVKMS determined that the EDID is valid. If the
* EDID is not valid, there may still be information available
* in infoString: the infoString will describe why the EDID
* was deemed invalid.
*/
NvBool valid;
/*!
* The raw EDID bytes.
*/
NvU8 buffer[NVKMS_EDID_BUFFER_SIZE];
/*!
* Parsed information from the EDID. For the raw EDID bytes,
* see NvKmsQueryDpyDynamicDataParams::edid::buffer[].
*/
char infoString[NVKMS_EDID_INFO_STRING_LENGTH];
} edid;
};
struct NvKmsQueryDpyDynamicDataParams {
struct NvKmsQueryDpyDynamicDataRequest request; /*! in */
struct NvKmsQueryDpyDynamicDataReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_VALIDATE_MODE_INDEX: Validate a particular mode from a
* dpy's candidate modes.
*
* NVKMS can consider modes from a dpy's EDID, as well as a
* variety of builtin modes.
*
* This ioctl identifies one of those candidate modes by index. NVKMS
* will attempt to validate that candidate mode for the dpy, using the
* specified mode validation parameters.
*
* If the mode index is larger than the list of candidate modes,
* reply::end will be TRUE. Otherwise, reply::end will be FALSE, and
* reply::mode will contain the candidate mode.
*
* If the mode is valid, then reply::valid will be TRUE. Otherwise,
* reply::valid will be FALSE. In either case, request::pInfoString[]
* will contain a description of what happened during mode validation.
*
* To query the full modepool, clients should repeatedly call
* NVKMS_IOCTL_VALIDATE_MODE_INDEX with increasing mode index values,
* until NVKMS reports end==TRUE.
*
* Note that the candidate mode list can change when the dpy changes
* (reported by the NVKMS_EVENT_TYPE_DPY_CHANGED event). The client
* should restart its modepool querying if it receives a DPY_CHANGED
* event. The candidate mode list can also change based on the
* parameters in request::modeValidation. Clients should not change
* request::modeValidation while looping over candidate mode indices.
*
* Pseudocode example usage pattern:
*
* struct NvKmsModeValidationParams modeValidation = Initialize();
*
* retry:
* NvU32 modeIndex = 0;
*
* while (1) {
* char infoString[INFO_STRING_LENGTH];
* memset(¶ms);
* params.request.dpyId = dpyId;
* params.request.modeIndex = modeIndex++;
* params.request.modeValidation = modeValidation;
* params.request.pInfoString = nvKmsPointerToNvU64(infoString);
* params.request.infoStringLength = sizeof(infoString);
*
* ioctl(¶ms);
*
* if (params.reply.end) break;
*
* print(infoString);
*
* if (params.reply.valid) {
* AddToModePool(params.reply.mode);
* }
* }
*
* if (dpyChanged) goto retry;
*
*/
struct NvKmsValidateModeIndexRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
NVDpyId dpyId;
struct NvKmsModeValidationParams modeValidation;
NvU32 modeIndex;
/*
* Pointer to a string of size 'infoStringSize'.
* Use nvKmsPointerToNvU64() to assign pInfoString.
* The maximum size allowed is
* NVKMS_MODE_VALIDATION_MAX_INFO_STRING_LENGTH.
*/
NvU32 infoStringSize;
NvU64 pInfoString NV_ALIGN_BYTES(8);
};
struct NvKmsValidateModeIndexReply {
NvBool end;
NvBool valid;
struct NvKmsMode mode;
/*! The validSyncs used by NVKMS when validating the mode. */
struct NvKmsModeValidationValidSyncs validSyncs;
/*! Whether this mode is marked as "preferred" by the EDID. */
NvBool preferredMode;
/*! A text description of the mode. */
char description[64];
/*! Where the mode came from. */
enum NvKmsModeSource {
NvKmsModeSourceUnknown = 0,
NvKmsModeSourceEdid = 1,
NvKmsModeSourceVesa = 2,
} source;
/* The number of bytes written to 'pInfoString' (from the request) */
NvU32 infoStringLenWritten;
/*!
* These are the usage bounds that may be possible with this mode,
* assuming that only one head is active. For actual usage bounds,
* see guaranteedUsage and possibleUsage returned in
* NvKmsSetModeOneHeadReply.
*/
struct NvKmsUsageBounds modeUsage;
};
struct NvKmsValidateModeIndexParams {
struct NvKmsValidateModeIndexRequest request; /*! in */
struct NvKmsValidateModeIndexReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_VALIDATE_MODE: Validate an individual mode for the
* specified dpy.
*
* Given the validation parameters, NVKMS will test whether the given
* mode is currently valid for the specified dpy.
*
* If the mode is valid, then reply::valid will be TRUE. Otherwise,
* reply::valid will be FALSE. In either case, reply::infoString[]
* will contain a description of what happened during mode validation.
*/
struct NvKmsValidateModeRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
NVDpyId dpyId;
struct NvKmsModeValidationParams modeValidation;
struct NvKmsMode mode;
/*
* Pointer to a string of size 'infoStringSize'.
* Use nvKmsPointerToNvU64() to assign pInfoString.
* The maximum size allowed is
* NVKMS_MODE_VALIDATION_MAX_INFO_STRING_LENGTH.
*/
NvU32 infoStringSize;
NvU64 pInfoString NV_ALIGN_BYTES(8);
};
struct NvKmsValidateModeReply {
NvBool valid;
/*! The validSyncs used by NVKMS when validating the mode. */
struct NvKmsModeValidationValidSyncs validSyncs;
/* The number of bytes written to 'pInfoString' (from the request) */
NvU32 infoStringLenWritten;
/*!
* These are the usage bounds that may be possible with this mode,
* assuming that only one head is active. For actual usage bounds,
* see guaranteedUsage and possibleUsage returned in
* NvKmsSetModeOneHeadReply.
*/
struct NvKmsUsageBounds modeUsage;
};
struct NvKmsValidateModeParams {
struct NvKmsValidateModeRequest request; /*! in */
struct NvKmsValidateModeReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_SET_MODE: Perform a modeset.
*
* NvKmsSetModeRequest can describe the modetiming configuration
* across all heads of all disps within the SLI device.
*
* The elements in NvKmsSetModeRequest::disp[] correspond to the disps
* returned in NvKmsAllocDeviceReply::dispHandles[].
*
* To only touch certain heads and disps, use the
* requestedHeadsBitMask and requestedDispsBitMask fields to limit
* which array elements are honored.
*
* If the request is invalid, one or more of the
* NvKmsSetMode{,OneDisp,OneHead}Reply::status fields will have a
* non-SUCCESS value. If the mode set completed successfully, then
* all {NvKmsSetMode{,OneDisp,OneHead}Reply::status fields should be
* SUCCESS.
*/
struct NvKmsSetModeHeadSurfaceParams {
NvBool forceCompositionPipeline;
NvBool forceFullCompositionPipeline;
NvBool fakeOverlay;
NvBool blendAfterWarp;
NvBool transformSpecified;
/* Reflect the image along the X axis. */
NvBool reflectionX;
/* Reflect the image along the Y axis. */
NvBool reflectionY;
/*
* Rotate the image counter-clockwise in 90 degree increments.
*
* Reflection (specified above by ::reflection[XY]) is applied
* before rotation. This matches the semantics of RandR. From:
*
* https://cgit.freedesktop.org/xorg/proto/randrproto/tree/randrproto.txt
*
* "Rotation and reflection and how they interact can be confusing. In
* Randr, the coordinate system is rotated in a counter-clockwise direction
* relative to the normal orientation. Reflection is along the window system
* coordinate system, not the physical screen X and Y axis, so that rotation
* and reflection do not interact. The other way to consider reflection is
* to is specified in the 'normal' orientation, before rotation, if you find
* the other way confusing."
*/
enum NvKmsRotation rotation;
enum NvKmsPixelShiftMode pixelShift;
enum NvKmsResamplingMethod resamplingMethod;
struct NvKmsMatrix transform; /* Only honored if transformSpecified. */
NvKmsSurfaceHandle blendTexSurfaceHandle;
NvKmsSurfaceHandle offsetTexSurfaceHandle;
/*
* When warpMesh::surfaceHandle is non-zero, it indicates a surface
* containing warp mesh vertex data. The surface should:
*
* - Have a width multiple of 1024 pixels.
* - Have a depth of 32.
* - Contain a binary representation of a list of six-component
* vertices. Each of these components is a 32-bit floating point value.
*
* The X, Y components should contain normalized vertex coordinates, to be
* rendered as a triangle list or strip. The X and Y components' [0,1]
* range map to the head's ViewportOut X and Y, respectively.
*
* The U, V, R, and Q components should contain normalized, projective
* texture coordinates:
*
* U, V: 2D texture coordinate. U and V components' [0,1] range maps to the
* display's MetaMode ViewportIn X and Y, respectively.
*
* R: unused
*
* Q: Used for interpolation purposes. This is typically the third
* component of the result of a multiplication by a 3x3 projective transform
* matrix.
*
* warpMesh::vertexCount should contain the amount of vertices stored in the
* surface.
*
* warpMesh::dataType indicates if the vertices describe a triangle list or
* a triangle strip. A triangle list must have a vertexCount that is a
* multiple of 3.
*/
struct {
NvKmsSurfaceHandle surfaceHandle;
NvU32 vertexCount;
enum NvKmsWarpMeshDataType dataType;
} warpMesh;
};
#define NVKMS_VRR_MIN_REFRESH_RATE_MAX_VARIANCE 10 // 10hz
enum NvKmsAllowAdaptiveSync {
NVKMS_ALLOW_ADAPTIVE_SYNC_DISABLED = 0,
NVKMS_ALLOW_ADAPTIVE_SYNC_DEFAULTLISTED_ONLY,
NVKMS_ALLOW_ADAPTIVE_SYNC_ALL,
};
/*! Values for the NV_KMS_DPY_ATTRIBUTE_REQUESTED_COLOR_SPACE attribute. */
enum NvKmsDpyAttributeRequestedColorSpaceValue {
NV_KMS_DPY_ATTRIBUTE_REQUESTED_COLOR_SPACE_RGB = 0,
NV_KMS_DPY_ATTRIBUTE_REQUESTED_COLOR_SPACE_YCbCr422 = 1,
NV_KMS_DPY_ATTRIBUTE_REQUESTED_COLOR_SPACE_YCbCr444 = 2,
};
/*!
* Values for the NV_KMS_DPY_ATTRIBUTE_REQUESTED_COLOR_RANGE and
* NV_KMS_DPY_ATTRIBUTE_CURRENT_COLOR_RANGE attributes.
*/
enum NvKmsDpyAttributeColorRangeValue {
NV_KMS_DPY_ATTRIBUTE_COLOR_RANGE_FULL = 0,
NV_KMS_DPY_ATTRIBUTE_COLOR_RANGE_LIMITED = 1,
};
struct NvKmsSetModeOneHeadRequest {
/*!
* The list of dpys to drive with this head; or, empty to disable
* the head.
*/
NVDpyIdList dpyIdList;
/*! The modetimings to set on the head. */
struct NvKmsMode mode;
/*! The above mode will be validated, using these validation parameters. */
struct NvKmsModeValidationParams modeValidationParams;
/*!
* The region within the raster timings that should contain an image.
* This is only used when viewPortOutSpecified is TRUE. Otherwise, the
* viewPortOut is inferred from the raster timings.
*
* For YUV420 modes, the viewPortOut should be in "full"
* horizontal space. See the explanation in NvKmsMode.
*/
struct NvKmsRect viewPortOut;
/*!
* The size, in pixels, that the head will fetch from any surface
* it scans from. The viewPortPointIn is specified in
* NvKmsFlipCommonParams.
*
* For YUV420 modes, the viewPortSizeIn should be in "half"
* horizontal space. See the explanation in NvKmsMode.
*/
struct NvKmsSize viewPortSizeIn;
/*!
* Describe the LUT to be used with the modeset.
*/
struct NvKmsSetLutCommonParams lut;
/*!
* Describe the surfaces to present on this head.
*/
struct NvKmsFlipCommonParams flip;
/*!
* The headSurface configuration requested, if any.
*/
struct NvKmsSetModeHeadSurfaceParams headSurface;
NvBool viewPortOutSpecified; /*! Whether to use viewPortOut. */
/*!
* Allow this head to be flipLocked to any other heads, set as
* part of this NVKMS_IOCTL_SET_MODE, who also have allowFlipLock
* set. FlipLock will only be enabled if additional criteria,
* such as identical modetimings, are also met.
*/
NvBool allowFlipLock;
/*!
* Allow G-SYNC to be enabled on this head if it is supported by the GPU
* and monitor.
*/
NvBool allowGsync;
/*!
* Whether to allow Adaptive-Sync to be enabled on this head if it is
* supported by the GPU:
*
* NVKMS_ALLOW_ADAPTIVE_SYNC_ALL:
* VRR is enabled as long as this monitor supports Adaptive-Sync.
*
* NVKMS_ALLOW_ADAPTIVE_SYNC_DEFAULTLISTED_ONLY:
* VRR is only enabled on this head if the monitor is on the
* Adaptive-Sync defaultlist.
*
* NVKMS_ALLOW_ADAPTIVE_SYNC_DISABLED:
* VRR is forced to be disabled if this is an Adaptive-Sync monitor.
*/
enum NvKmsAllowAdaptiveSync allowAdaptiveSync;
/*!
* Override the minimum refresh rate for VRR monitors specified by the
* EDID (0 to not override the EDID-provided value). Clamped at modeset
* time to within NVKMS_VRR_MIN_REFRESH_RATE_MAX_VARIANCE of the
* EDID-specified minimum refresh rate, as long as the minimum is no
* lower than 1hz and the maximum does not exceed the maximum refresh rate
* defined by the mode timings. The current minimum refresh rate and this
* valid range are exposed through
* NV_KMS_DPY_ATTRIBUTE_VRR_MIN_REFRESH_RATE.
*
* Does not affect G-SYNC monitors, which do not have a minimum refresh
* rate.
*/
NvU32 vrrOverrideMinRefreshRate;
/*!
* Output colorspace. Valid only when colorSpaceSpecified is true.
*/
enum NvKmsDpyAttributeRequestedColorSpaceValue colorSpace;
NvBool colorSpaceSpecified;
/*!
* Output color range. Valid only when colorRangeSpecified is true.
*/
enum NvKmsDpyAttributeColorRangeValue colorRange;
NvBool colorRangeSpecified;
};
struct NvKmsSetModeOneDispRequest {
/*!
* The bit mask of which head[] elements to look at on this disp;
* any other head will use its existing configuration.
*/
NvU32 requestedHeadsBitMask;
struct NvKmsSetModeOneHeadRequest head[NVKMS_MAX_HEADS_PER_DISP];
};
struct NvKmsSetModeRequest {
NvKmsDeviceHandle deviceHandle;
/*!
* When a modeset request is made, NVKMS will first perform
* validation to confirm whether the request can be satisfied. If
* the requested configuration cannot be fulfilled, the request
* returns FALSE.
*
* Only the modeset owner can issue a modeset with commit set to TRUE.
*
* If 'commit' is FALSE, then the status of validation will be returned.
*
* If 'commit' is TRUE, and validation passes, then NVKMS will
* apply the requested configuration.
*/
NvBool commit;
/*!
* The bitmask of which indices within disp[] describe requested
* configuration changes. Any other disps will use their existing
* configuration.
*/
NvU32 requestedDispsBitMask;
/*
* disp[n] corresponds to the disp named by
* NvKmsAllocDeviceReply::dispHandles[n].
*/
struct NvKmsSetModeOneDispRequest disp[NVKMS_MAX_SUBDEVICES];
/*!
* Whether to use NVKMS's builtin headSurface support when necessary.
*
* XXX NVKMS HEADSURFACE TODO: Make this the default and remove this field.
*/
NvBool allowHeadSurfaceInNvKms;
};
enum NvKmsSetModeOneHeadStatus {
NVKMS_SET_MODE_ONE_HEAD_STATUS_SUCCESS = 0,
NVKMS_SET_MODE_ONE_HEAD_STATUS_INVALID_MODE = 1,
NVKMS_SET_MODE_ONE_HEAD_STATUS_INVALID_DPY = 2,
NVKMS_SET_MODE_ONE_HEAD_STATUS_INVALID_CURSOR_IMAGE = 3,
NVKMS_SET_MODE_ONE_HEAD_STATUS_INVALID_CURSOR_POSITION = 4,
NVKMS_SET_MODE_ONE_HEAD_STATUS_INVALID_LUT = 5,
NVKMS_SET_MODE_ONE_HEAD_STATUS_INVALID_FLIP = 6,
NVKMS_SET_MODE_ONE_HEAD_STATUS_INVALID_PERMISSIONS = 7,
NVKMS_SET_MODE_ONE_HEAD_STATUS_INVALID_HEAD_SURFACE = 8,
NVKMS_SET_MODE_ONE_HEAD_STATUS_UNSUPPORTED_HEAD_SURFACE_COMBO = 9,
NVKMS_SET_MODE_ONE_HEAD_STATUS_UNSUPPORTED_HEAD_SURFACE_FEATURE = 10,
};
struct NvKmsSetModeOneHeadReply {
/*!
* When the NVKMS_IOCTL_SET_MODE succeeds, then this will be SUCCESS.
* Otherwise, 'status' will be a non-SUCCESS value for one or more
* heads and/or one or more disps.
*
* Note that a failure could occur for a preexisting head
* configuration, so this status could be != SUCCESS for a head
* not listed in NvKmsSetModeOneDispRequest::requestedHeadsBitMask.
*/
enum NvKmsSetModeOneHeadStatus status;
/*!
* The identifier that we use to talk to RM about the display
* device(s) driven by this head. For DP MST, it is the identifier
* of the DisplayPort library group to which the MST device belongs.
* Otherwise, it is the identifier of the connector.
*/
NvU32 activeRmId;
/*!
* The usage bounds that may be possible on this head based on the ISO
* BW at that point.
*
* If a flip request is within the bounds of NvKmsSetModeOneHeadReply::
* guaranteedUsage, then clients can expect the flip to succeed.
* If a flip request is beyond the bounds of NvKmsSetModeOneHeadReply::
* guaranteedUsage but within NvKmsSetModeOneHeadReply::possibleUsage,
* then the request may legitimately fail due to insufficient display
* bandwidth and clients need to be prepared to handle that flip
* request failure.
*/
struct NvKmsUsageBounds possibleUsage;
/*!
* The guaranteed usage bounds usable on this head.
*/
struct NvKmsUsageBounds guaranteedUsage;
/*!
* Whether NVKMS chose to use headSurface on this head.
*/
NvBool usingHeadSurface;
/*!
* Whether NVKMS enabled VRR on this head.
*/
NvBool vrrEnabled;
/*!
* Contains the 'postSyncObject' that the client requested via
* NvKmsSetModeOneHeadRequest::flip.
*/
struct NvKmsFlipCommonReplyOneHead flipReply;
};
enum NvKmsSetModeOneDispStatus {
NVKMS_SET_MODE_ONE_DISP_STATUS_SUCCESS = 0,
NVKMS_SET_MODE_ONE_DISP_STATUS_INVALID_REQUESTED_HEADS_BITMASK = 1,
NVKMS_SET_MODE_ONE_DISP_STATUS_FAILED_EXTENDED_GPU_CAPABILITIES_CHECK = 2,
NVKMS_SET_MODE_ONE_DISP_STATUS_FAILED_DISPLAY_PORT_BANDWIDTH_CHECK = 3,
NVKMS_SET_MODE_ONE_DISP_STATUS_INCOMPATIBLE_DPYS = 4,
NVKMS_SET_MODE_ONE_DISP_STATUS_DUPLICATE_DPYS = 5,
};
struct NvKmsSetModeOneDispReply {
/*!
* When the NVKMS_IOCTL_SET_MODE succeeds, then this will be SUCCESS.
* Otherwise, 'status' will be a non-SUCCESS value for one or more
* heads and/or one or more disps.
*
* Note that a failure could occur for a preexisting disp
* configuration, so this status could be != SUCCESS for a disp
* not listed in NvKmsSetModeRequest::requestedDispsBitMask.
*/
enum NvKmsSetModeOneDispStatus status;
struct NvKmsSetModeOneHeadReply head[NVKMS_MAX_HEADS_PER_DISP];
};
enum NvKmsSetModeStatus {
NVKMS_SET_MODE_STATUS_SUCCESS = 0,
NVKMS_SET_MODE_STATUS_INVALID_REQUESTED_DISPS_BITMASK = 1,
NVKMS_SET_MODE_STATUS_NOT_MODESET_OWNER = 2,
};
struct NvKmsSetModeReply {
enum NvKmsSetModeStatus status;
struct NvKmsSetModeOneDispReply disp[NVKMS_MAX_SUBDEVICES];
};
struct NvKmsSetModeParams {
struct NvKmsSetModeRequest request; /*! in */
struct NvKmsSetModeReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_SET_CURSOR_IMAGE: Set the cursor image for the
* specified head.
*/
struct NvKmsSetCursorImageRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
NvU32 head;
struct NvKmsSetCursorImageCommonParams common;
};
struct NvKmsSetCursorImageReply {
NvU32 padding;
};
struct NvKmsSetCursorImageParams {
struct NvKmsSetCursorImageRequest request; /*! in */
struct NvKmsSetCursorImageReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_MOVE_CURSOR: Set the cursor position for the specified
* head.
*
* x,y are relative to the current viewPortIn configured on the head.
*/
struct NvKmsMoveCursorRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
NvU32 head;
struct NvKmsMoveCursorCommonParams common;
};
struct NvKmsMoveCursorReply {
NvU32 padding;
};
struct NvKmsMoveCursorParams {
struct NvKmsMoveCursorRequest request; /*! in */
struct NvKmsMoveCursorReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_SET_LUT: Set the LUT contents for the specified head.
*/
struct NvKmsSetLutRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
NvU32 head;
struct NvKmsSetLutCommonParams common;
};
struct NvKmsSetLutReply {
NvU32 padding;
};
struct NvKmsSetLutParams {
struct NvKmsSetLutRequest request; /*! in */
struct NvKmsSetLutReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_IDLE_BASE_CHANNEL: Wait for the base channel to be idle on
* the requested heads on the requested subdevices of a device.
*
* Each (head,sd) pair to be idled is described by:
*
* subDevicesPerHead[head] |= NVBIT(sd)
*/
struct NvKmsIdleBaseChannelRequest {
NvKmsDeviceHandle deviceHandle;
NvU32 subDevicesPerHead[NVKMS_MAX_HEADS_PER_DISP];
};
struct NvKmsIdleBaseChannelReply {
/*!
* If stopping the base channel is necessary due to a timeout, (head,sd)
* pairs will be described with:
*
* stopSubDevicesPerHead[head] |= NVBIT(sd)
*
* indicating that semaphore releases from the stalled channels may not have
* occurred.
*/
NvU32 stopSubDevicesPerHead[NVKMS_MAX_HEADS_PER_DISP];
};
struct NvKmsIdleBaseChannelParams {
struct NvKmsIdleBaseChannelRequest request; /*! in */
struct NvKmsIdleBaseChannelReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_FLIP: Flip one or more heads on the subdevices of a device.
*
* At least one head on one subdevice must be specified in a flip request.
*/
struct NvKmsFlipRequestOneSubDevice {
/*!
* The bit mask of which head[] elements to look at on this disp.
*/
NvU32 requestedHeadsBitMask;
struct NvKmsFlipCommonParams head[NVKMS_MAX_HEADS_PER_DISP];
};
struct NvKmsFlipRequest {
NvKmsDeviceHandle deviceHandle;
/*
* sd[n] corresponds to bit N in NvKmsQueryDispReply::subDeviceMask and
* NvKmsAllocDeviceReply::subDeviceMask.
*/
struct NvKmsFlipRequestOneSubDevice sd[NVKMS_MAX_SUBDEVICES];
/*!
* When a flip request is made, NVKMS will first perform
* validation to confirm whether the request can be satisfied. If
* the requested configuration cannot be fulfilled, the request
* returns FALSE.
*
* If 'commit' is FALSE, then the status of validation will be returned.
*
* If 'commit' is TRUE, and validation passes, then NVKMS will
* apply the requested configuration.
*/
NvBool commit;
/*!
* When set, indicates that the client is capable of releasing the VRR
* semaphore to indicate when the flip is ready. Setting this to FALSE
* disables VRR.
*/
NvBool allowVrr;
};
enum NvKmsVrrFlipType {
NV_KMS_VRR_FLIP_NON_VRR = 0,
NV_KMS_VRR_FLIP_GSYNC,
NV_KMS_VRR_FLIP_ADAPTIVE_SYNC,
};
struct NvKmsFlipReplyOneSubDevice {
struct NvKmsFlipCommonReplyOneHead head[NVKMS_MAX_HEADS_PER_DISP];
};
struct NvKmsFlipReply {
/*!
* If vrrFlipType != NV_KMS_VRR_FLIP_NON_VRR, then VRR was used for the
* requested flip. In this case, vrrSemaphoreIndex indicates the index
* into the VRR semaphore surface that the client should release to
* trigger the flip.
*
* A value of -1 indicates that no VRR semaphore release is needed.
*/
NvS32 vrrSemaphoreIndex;
/*!
* Indicates whether the flip was non-VRR, was a VRR flip on one or more
* G-SYNC displays, or was a VRR flip exclusively on Adaptive-Sync
* displays.
*/
enum NvKmsVrrFlipType vrrFlipType;
/*!
* sd[n] corresponds to bit N in NvKmsQueryDispReply::subDeviceMask and
* NvKmsAllocDeviceReply::subDeviceMask.
*/
struct NvKmsFlipReplyOneSubDevice sd[NVKMS_MAX_SUBDEVICES];
};
struct NvKmsFlipParams {
struct NvKmsFlipRequest request; /*! in */
struct NvKmsFlipReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_DECLARE_DYNAMIC_DPY_INTEREST: "Dynamic dpy" reference
* counting.
*
* Most dpys have a lifetime equal to the NVKMS device. However, some
* dpys are dynamic and are created and destroyed in response to
* getting connected or disconnected. DisplayPort MST dpys are dynamic dpys.
*
* When a dynamic dpy is disconnected, its NVDpyId will be freed and
* made available for use by dynamic dpys connected later, unless any
* client has declared "interest" in the NVDpyId. The dynamic NVDpyId
* will persist as long as a client has declared interest on it, and
* will be reused for newly connected monitors at the same dynamic dpy
* address (port address, in the case of DP MST dynamic dpys).
*
* The 'interest' field selects interest in the dynamic dpy.
*
* If the dynamic dpy has already been disconnected (and therefore
* removed) before the client has declared interest in it, this ioctl
* will fail.
*
* The recommended usage pattern is:
*
* - Declare interest in the event types:
* NVKMS_EVENT_TYPE_DYNAMIC_DPY_CONNECTED
* NVKMS_EVENT_TYPE_DYNAMIC_DPY_DISCONNECTED
*
* - When a DYNAMIC_DPY_CONNECTED event is received, call
* NVKMS_IOCTL_DECLARE_DYNAMIC_DPY_INTEREST
* to declare interest on the dpy. Be sure to check the return
* value, in case the dynamic dpy was already removed. Update any
* client bookkeeping, to start tracking the dpy.
*
* - When a DYNAMIC_DPY_DISCONNECTED event is received, update any
* client bookkeeping, to stop tracking this dynamic dpy. Call
* NVKMS_IOCTL_DECLARE_DYNAMIC_DPY_INTEREST
* to remove interest on the dpy.
*/
struct NvKmsDeclareDynamicDpyInterestRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
NVDpyId dpyId;
NvBool interest;
};
struct NvKmsDeclareDynamicDpyInterestReply {
NvU32 padding;
};
struct NvKmsDeclareDynamicDpyInterestParams {
struct NvKmsDeclareDynamicDpyInterestRequest request; /*! in */
struct NvKmsDeclareDynamicDpyInterestReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_{,UN}REGISTER_SURFACE: Register and unregister an
* RM-allocated surface with NVKMS.
*
* A surface must be registered with NVKMS before NVKMS can display
* it. Note that NVKMS will create its own RM object for the registered
* surface. The surface will not be freed by resman until the surface
* is unregistered by the client.
*/
struct NvKmsRegisterSurfaceRequest {
NvKmsDeviceHandle deviceHandle;
/*!
* Surfaces can be specified either by file descriptor or by
* (rmClient, rmObject) tuple. useFd indicates which is specified
* in this request. Userspace clients are required to specify surface by
* file descriptor.
*/
NvBool useFd;
/*!
* The RM client handle that was used to allocate the surface.
* NVKMS will use this as the hClientSrc argument to
* NvRmDupObject(). Only used when useFd is FALSE.
*/
NvU32 rmClient;
/*
* For multi-plane formats, clients are free to use one memory allocation
* for all planes, or a separate memory allocation per plane:
* - For the first usecase, 'rmObject'/'fd' and 'rmObjectSizeInBytes'
* should be the same for all planes, and each plane should have a
* different 'offset'.
* - For the second usecase, 'rmObject'/'fd' should be different for each
* plane.
*
* The 'planes' array is indexed as follows:
* - For RGB and YUV packed formats, 'planes[0]' refers to the single plane
* that's used for these formats.
* - For YUV semi-planar formats, 'planes[0]' refers to the Y-plane and
* 'planes[1]' refers to the UV-plane.
* - For YUV planar formats, 'planes[0]' refers to the Y-plane, 'planes[1]'
* refers to the U plane, and 'planes[2]' refers to the V plane.
*/
struct {
union {
NvU32 rmObject; /* RM memory handle */
NvS32 fd; /* file descriptor describing memory */
} u;
/*
* This byte offset will be added to the base address of the RM memory
* allocation, and determines the starting address of this plane within
* that allocation. This offset must be 1KB-aligned.
*/
NvU64 offset NV_ALIGN_BYTES(8);
/*
* If the surface layout is NvKmsSurfaceMemoryLayoutPitch, then
* 'pitch' should be the pitch of this plane in bytes, and must
* have an alignment of 256 bytes. If the surface layout is
* NvKmsSurfaceMemoryLayoutBlockLinear, then 'pitch' should be the
* pitch of this plane in _blocks_. Blocks are always 64 bytes
* wide.
*/
NvU32 pitch;
/*
* This is the size of the entire RM memory allocation pointed to by
* rmObject or fd prior to taking the offset into account. This is
* _not_ always the size of this plane since a single RM memory
* allocation can contain multiple planes, and we're also not taking
* the offset into account.
*/
NvU64 rmObjectSizeInBytes NV_ALIGN_BYTES(8);
} planes[NVKMS_MAX_PLANES_PER_SURFACE];
NvU32 widthInPixels;
NvU32 heightInPixels;
enum NvKmsSurfaceMemoryLayout layout;
enum NvKmsSurfaceMemoryFormat format;
NvBool noDisplayHardwareAccess;
/*
* If isoType == NVKMS_MEMORY_NISO, NVKMS will create CPU and GPU mappings
* for the surface memory.
*/
NvKmsMemoryIsoType isoType;
NvU32 log2GobsPerBlockY;
};
struct NvKmsRegisterSurfaceReply {
NvKmsSurfaceHandle surfaceHandle;
};
struct NvKmsRegisterSurfaceParams {
struct NvKmsRegisterSurfaceRequest request; /*! in */
struct NvKmsRegisterSurfaceReply reply; /*! out */
};
struct NvKmsUnregisterSurfaceRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsSurfaceHandle surfaceHandle;
};
struct NvKmsUnregisterSurfaceReply {
NvU32 padding;
};
struct NvKmsUnregisterSurfaceParams {
struct NvKmsUnregisterSurfaceRequest request; /*! in */
struct NvKmsUnregisterSurfaceReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_GRANT_SURFACE:
* NVKMS_IOCTL_ACQUIRE_SURFACE:
* NVKMS_IOCTL_RELEASE_SURFACE:
*
* An NVKMS client can "grant" a registered surface to another NVKMS
* client through the following steps:
*
* - The granting NVKMS client should open /dev/nvidia-modeset, and
* call NVKMS_IOCTL_GRANT_SURFACE to associate an NvKmsSurfaceHandle
* with the file descriptor.
*
* - The granting NVKMS client should pass the file descriptor over a
* UNIX domain socket to one or more clients who should acquire the
* surface.
*
* - The granting NVKMS client can optionally close the file
* descriptor now or later.
*
* - Each acquiring client should call NVKMS_IOCTL_ACQUIRE_SURFACE,
* and pass in the file descriptor it received. This returns an
* NvKmsSurfaceHandle that the acquiring client can use to refer to
* the surface in any other NVKMS API call that takes an
* NvKmsSurfaceHandle.
*
* - The acquiring clients can optionally close the file descriptor
* now or later.
*
* - Each acquiring client should call NVKMS_IOCTL_RELEASE_SURFACE to
* release it when they are done with the surface.
*
* - When the granting client unregisters the surface, it is
* "orphaned": NVKMS will flip away from the surface if necessary,
* the RM surface allocation is unduped, and the surface is
* unregistered from EVO. But, the acquiring clients will continue
* to hold a reference to this orphaned surface until they release
* it.
*
* Notes:
*
* - It is an error to call NVKMS_IOCTL_GRANT_SURFACE more than once
* on a /dev/nvidia-modeset file descriptor, or to use a file
* descriptor other than one created by opening /dev/nvidia-modeset,
* or to use a file descriptor that was previously used as the first
* argument to ioctl(2).
*
* - The special handling of surfaces when the granting client
* unregisters the surface might be a little asymmetric. However,
* this strikes a balance between:
*
* (a) Making sure modesetting NVKMS clients can free memory when
* they intend to.
*
* (b) Making sure acquiring clients don't get a stale view of their
* surface handle namespace: if the surface were completely
* unregistered out from under them, the surface handle could be
* recycled without them knowing. If they later attempted to
* release the original surface, they could inadvertently release a
* different surface that happened to have the recycled handle.
*
* - Do we need an NVKMS_IOCTL_REVOKE_SURFACE? Or is the
* automatic-unregistration-in-acquiring-clients behavior
* sufficient?
*/
struct NvKmsGrantSurfaceRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsSurfaceHandle surfaceHandle;
int fd;
};
struct NvKmsGrantSurfaceReply {
NvU32 padding;
};
struct NvKmsGrantSurfaceParams {
struct NvKmsGrantSurfaceRequest request; /*! in */
struct NvKmsGrantSurfaceReply reply; /*! out */
};
struct NvKmsAcquireSurfaceRequest {
int fd;
};
struct NvKmsAcquireSurfaceReply {
NvKmsDeviceHandle deviceHandle;
NvKmsSurfaceHandle surfaceHandle;
};
struct NvKmsAcquireSurfaceParams {
struct NvKmsAcquireSurfaceRequest request; /*! in */
struct NvKmsAcquireSurfaceReply reply; /*! out */
};
struct NvKmsReleaseSurfaceRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsSurfaceHandle surfaceHandle;
};
struct NvKmsReleaseSurfaceReply {
NvU32 padding;
};
struct NvKmsReleaseSurfaceParams {
struct NvKmsReleaseSurfaceRequest request; /*! in */
struct NvKmsReleaseSurfaceReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_SET_DPY_ATTRIBUTE:
* NVKMS_IOCTL_GET_DPY_ATTRIBUTE:
* NVKMS_IOCTL_GET_DPY_ATTRIBUTE_VALID_VALUES:
*
* Dpys have several attributes that can be queried and set.
*
* An attribute has a type (defined by NvKmsAttributeType), read/write
* permissions, and potentially other descriptions of its valid
* values. Use NVKMS_IOCTL_GET_DPY_ATTRIBUTE_VALID_VALUES to get the
* valid values of an attribute.
*/
enum NvKmsAttributeType {
NV_KMS_ATTRIBUTE_TYPE_INTEGER = 0,
NV_KMS_ATTRIBUTE_TYPE_BOOLEAN,
NV_KMS_ATTRIBUTE_TYPE_INTBITS,
NV_KMS_ATTRIBUTE_TYPE_RANGE,
NV_KMS_ATTRIBUTE_TYPE_BITMASK,
NV_KMS_ATTRIBUTE_TYPE_DPY_ID,
NV_KMS_ATTRIBUTE_TYPE_DPY_ID_LIST,
};
enum NvKmsDpyAttribute {
NV_KMS_DPY_ATTRIBUTE_BACKLIGHT_BRIGHTNESS = 0,
NV_KMS_DPY_ATTRIBUTE_SCANLINE,
NV_KMS_DPY_ATTRIBUTE_HEAD,
NV_KMS_DPY_ATTRIBUTE_REQUESTED_DITHERING,
NV_KMS_DPY_ATTRIBUTE_REQUESTED_DITHERING_MODE,
NV_KMS_DPY_ATTRIBUTE_REQUESTED_DITHERING_DEPTH,
NV_KMS_DPY_ATTRIBUTE_CURRENT_DITHERING,
NV_KMS_DPY_ATTRIBUTE_CURRENT_DITHERING_MODE,
NV_KMS_DPY_ATTRIBUTE_CURRENT_DITHERING_DEPTH,
NV_KMS_DPY_ATTRIBUTE_DIGITAL_VIBRANCE,
NV_KMS_DPY_ATTRIBUTE_IMAGE_SHARPENING,
NV_KMS_DPY_ATTRIBUTE_IMAGE_SHARPENING_AVAILABLE,
NV_KMS_DPY_ATTRIBUTE_IMAGE_SHARPENING_DEFAULT,
NV_KMS_DPY_ATTRIBUTE_REQUESTED_COLOR_SPACE,
NV_KMS_DPY_ATTRIBUTE_CURRENT_COLOR_SPACE,
NV_KMS_DPY_ATTRIBUTE_REQUESTED_COLOR_RANGE,
NV_KMS_DPY_ATTRIBUTE_CURRENT_COLOR_RANGE,
NV_KMS_DPY_ATTRIBUTE_DIGITAL_SIGNAL,
NV_KMS_DPY_ATTRIBUTE_DIGITAL_LINK_TYPE,
NV_KMS_DPY_ATTRIBUTE_DISPLAYPORT_LINK_RATE,
NV_KMS_DPY_ATTRIBUTE_FRAMELOCK_DISPLAY_CONFIG,
/*
* XXX NVKMS TODO: Delete UPDATE_GLS_FRAMELOCK; this event-only
* attribute is a kludge to tell GLS about a change in framelock
* configuration made by NVKMS. Eventually, NVKMS should manage
* framelock itself and GLS shouldn't need to be notified.
*
* Note that the event data reports two boolean values: enable
* (bit 0) and server (bit 1).
*/
NV_KMS_DPY_ATTRIBUTE_UPDATE_GLS_FRAMELOCK,
NV_KMS_DPY_ATTRIBUTE_RASTER_LOCK,
NV_KMS_DPY_ATTRIBUTE_UPDATE_FLIPLOCK,
NV_KMS_DPY_ATTRIBUTE_UPDATE_STEREO,
NV_KMS_DPY_ATTRIBUTE_DPMS,
NV_KMS_DPY_ATTRIBUTE_VRR_MIN_REFRESH_RATE,
NV_KMS_DPY_ATTRIBUTE_DISPLAYPORT_CONNECTOR_TYPE,
NV_KMS_DPY_ATTRIBUTE_DISPLAYPORT_IS_MULTISTREAM,
NV_KMS_DPY_ATTRIBUTE_DISPLAYPORT_SINK_IS_AUDIO_CAPABLE,
};
/*! Values for the NV_KMS_DPY_ATTRIBUTE_REQUESTED_DITHERING attribute. */
enum NvKmsDpyAttributeRequestedDitheringValue {
NV_KMS_DPY_ATTRIBUTE_REQUESTED_DITHERING_AUTO = 0,
NV_KMS_DPY_ATTRIBUTE_REQUESTED_DITHERING_ENABLED = 1,
NV_KMS_DPY_ATTRIBUTE_REQUESTED_DITHERING_DISABLED = 2,
};
/*! Values for the NV_KMS_DPY_ATTRIBUTE_REQUESTED_DITHERING_MODE attribute. */
enum NvKmsDpyAttributeRequestedDitheringModeValue {
NV_KMS_DPY_ATTRIBUTE_REQUESTED_DITHERING_MODE_AUTO = 0,
NV_KMS_DPY_ATTRIBUTE_REQUESTED_DITHERING_MODE_DYNAMIC_2X2 = 1,
NV_KMS_DPY_ATTRIBUTE_REQUESTED_DITHERING_MODE_STATIC_2X2 = 2,
NV_KMS_DPY_ATTRIBUTE_REQUESTED_DITHERING_MODE_TEMPORAL = 3,
};
/*! Values for the NV_KMS_DPY_ATTRIBUTE_CURRENT_DITHERING_MODE attribute. */
enum NvKmsDpyAttributeCurrentDitheringModeValue {
NV_KMS_DPY_ATTRIBUTE_CURRENT_DITHERING_MODE_NONE = 0,
NV_KMS_DPY_ATTRIBUTE_CURRENT_DITHERING_MODE_DYNAMIC_2X2 = 1,
NV_KMS_DPY_ATTRIBUTE_CURRENT_DITHERING_MODE_STATIC_2X2 = 2,
NV_KMS_DPY_ATTRIBUTE_CURRENT_DITHERING_MODE_TEMPORAL = 3,
};
/*! Values for the NV_KMS_DPY_ATTRIBUTE_REQUESTED_DITHERING_DEPTH attribute. */
enum NvKmsDpyAttributeRequestedDitheringDepthValue {
NV_KMS_DPY_ATTRIBUTE_REQUESTED_DITHERING_DEPTH_AUTO = 0,
NV_KMS_DPY_ATTRIBUTE_REQUESTED_DITHERING_DEPTH_6_BITS = 1,
NV_KMS_DPY_ATTRIBUTE_REQUESTED_DITHERING_DEPTH_8_BITS = 2,
};
/*! Values for the NV_KMS_DPY_ATTRIBUTE_CURRENT_DITHERING_DEPTH attribute. */
enum NvKmsDpyAttributeCurrentDitheringDepthValue {
NV_KMS_DPY_ATTRIBUTE_CURRENT_DITHERING_DEPTH_NONE = 0,
NV_KMS_DPY_ATTRIBUTE_CURRENT_DITHERING_DEPTH_6_BITS = 1,
NV_KMS_DPY_ATTRIBUTE_CURRENT_DITHERING_DEPTH_8_BITS = 2,
};
/*! Values for the NV_KMS_DPY_ATTRIBUTE_CURRENT_COLOR_SPACE attribute. */
enum NvKmsDpyAttributeCurrentColorSpaceValue {
NV_KMS_DPY_ATTRIBUTE_CURRENT_COLOR_SPACE_RGB = 0,
NV_KMS_DPY_ATTRIBUTE_CURRENT_COLOR_SPACE_YCbCr422 = 1,
NV_KMS_DPY_ATTRIBUTE_CURRENT_COLOR_SPACE_YCbCr444 = 2,
NV_KMS_DPY_ATTRIBUTE_CURRENT_COLOR_SPACE_YCbCr420 = 3,
};
/*! Values for the NV_KMS_DPY_ATTRIBUTE_DIGITAL_SIGNAL attribute. */
enum NvKmsDpyAttributeDigitalSignalValue {
NV_KMS_DPY_ATTRIBUTE_DIGITAL_SIGNAL_LVDS = 0,
NV_KMS_DPY_ATTRIBUTE_DIGITAL_SIGNAL_TMDS = 1,
NV_KMS_DPY_ATTRIBUTE_DIGITAL_SIGNAL_DISPLAYPORT = 2,
NV_KMS_DPY_ATTRIBUTE_DIGITAL_SIGNAL_HDMI_FRL = 3,
NV_KMS_DPY_ATTRIBUTE_DIGITAL_SIGNAL_DSI = 4,
};
/*! Values for the NV_KMS_DPY_ATTRIBUTE_DIGITAL_LINK_TYPE attribute. */
enum NvKmsDpyAttributeDigitalLinkTypeValue {
NV_KMS_DPY_ATTRIBUTE_DIGITAL_LINK_TYPE_SINGLE = 0,
NV_KMS_DPY_ATTRIBUTE_DIGITAL_LINK_TYPE_DUAL = 1,
NV_KMS_DPY_ATTRIBUTE_DIGITAL_LINK_TYPE_QUAD = 3,
};
/*! Values for the NV_KMS_DPY_ATTRIBUTE_FRAMELOCK_DISPLAY_CONFIG attribute. */
enum NvKmsDpyAttributeFrameLockDisplayConfigValue {
NV_KMS_DPY_ATTRIBUTE_FRAMELOCK_DISPLAY_CONFIG_DISABLED = 0,
NV_KMS_DPY_ATTRIBUTE_FRAMELOCK_DISPLAY_CONFIG_CLIENT = 1,
NV_KMS_DPY_ATTRIBUTE_FRAMELOCK_DISPLAY_CONFIG_SERVER = 2,
};
/*! Values for the NV_KMS_DPY_ATTRIBUTE_DPMS attribute. */
enum NvKmsDpyAttributeDpmsValue {
NV_KMS_DPY_ATTRIBUTE_DPMS_ON,
NV_KMS_DPY_ATTRIBUTE_DPMS_STANDBY,
NV_KMS_DPY_ATTRIBUTE_DPMS_SUSPEND,
NV_KMS_DPY_ATTRIBUTE_DPMS_OFF,
};
/*! Values for the NV_KMS_DPY_ATTRIBUTE_DISPLAYPORT_CONNECTOR_TYPE attribute */
enum NvKmsDpyAttributeDisplayportConnectorTypeValue {
NV_KMS_DPY_ATTRIBUTE_DISPLAYPORT_CONNECTOR_TYPE_UNKNOWN = 0,
NV_KMS_DPY_ATTRIBUTE_DISPLAYPORT_CONNECTOR_TYPE_DISPLAYPORT,
NV_KMS_DPY_ATTRIBUTE_DISPLAYPORT_CONNECTOR_TYPE_HDMI,
NV_KMS_DPY_ATTRIBUTE_DISPLAYPORT_CONNECTOR_TYPE_DVI,
NV_KMS_DPY_ATTRIBUTE_DISPLAYPORT_CONNECTOR_TYPE_VGA,
};
struct NvKmsSetDpyAttributeRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
NVDpyId dpyId;
enum NvKmsDpyAttribute attribute;
NvS64 value NV_ALIGN_BYTES(8);
};
struct NvKmsSetDpyAttributeReply {
NvU32 padding;
};
struct NvKmsSetDpyAttributeParams {
struct NvKmsSetDpyAttributeRequest request; /*! in */
struct NvKmsSetDpyAttributeReply reply; /*! out */
};
struct NvKmsGetDpyAttributeRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
NVDpyId dpyId;
enum NvKmsDpyAttribute attribute;
};
struct NvKmsGetDpyAttributeReply {
NvS64 value NV_ALIGN_BYTES(8);
};
struct NvKmsGetDpyAttributeParams {
struct NvKmsGetDpyAttributeRequest request; /*! in */
struct NvKmsGetDpyAttributeReply reply; /*! out */
};
struct NvKmsAttributeValidValuesCommonReply {
NvBool readable;
NvBool writable;
enum NvKmsAttributeType type;
union {
struct {
NvS64 min NV_ALIGN_BYTES(8);
NvS64 max NV_ALIGN_BYTES(8);
} range; /*! Used when type == NV_KMS_ATTRIBUTE_TYPE_RANGE. */
struct {
NvU32 ints;
} bits; /*! Used when type == NV_KMS_ATTRIBUTE_TYPE_INTBITS. */
} u;
};
struct NvKmsGetDpyAttributeValidValuesRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
NVDpyId dpyId;
enum NvKmsDpyAttribute attribute;
};
struct NvKmsGetDpyAttributeValidValuesReply {
struct NvKmsAttributeValidValuesCommonReply common;
};
struct NvKmsGetDpyAttributeValidValuesParams {
struct NvKmsGetDpyAttributeValidValuesRequest request; /*! in */
struct NvKmsGetDpyAttributeValidValuesReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_SET_DISP_ATTRIBUTE:
* NVKMS_IOCTL_GET_DISP_ATTRIBUTE:
* NVKMS_IOCTL_GET_DISP_ATTRIBUTE_VALID_VALUES:
*/
enum NvKmsDispAttribute {
NV_KMS_DISP_ATTRIBUTE_FRAMELOCK = 0,
NV_KMS_DISP_ATTRIBUTE_FRAMELOCK_SYNC,
NV_KMS_DISP_ATTRIBUTE_GPU_FRAMELOCK_FPGA_REVISION_UNSUPPORTED,
NV_KMS_DISP_ATTRIBUTE_FRAMELOCK_STEREO_SYNC,
NV_KMS_DISP_ATTRIBUTE_FRAMELOCK_TIMING,
NV_KMS_DISP_ATTRIBUTE_FRAMELOCK_TEST_SIGNAL,
NV_KMS_DISP_ATTRIBUTE_FRAMELOCK_RESET,
NV_KMS_DISP_ATTRIBUTE_FRAMELOCK_SET_SWAP_BARRIER,
NV_KMS_DISP_ATTRIBUTE_ALLOW_FLIPLOCK,
NV_KMS_DISP_ATTRIBUTE_QUERY_DP_AUX_LOG,
};
struct NvKmsSetDispAttributeRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
enum NvKmsDispAttribute attribute;
NvS64 value NV_ALIGN_BYTES(8);
};
struct NvKmsSetDispAttributeReply {
NvU32 padding;
};
struct NvKmsSetDispAttributeParams {
struct NvKmsSetDispAttributeRequest request; /*! in */
struct NvKmsSetDispAttributeReply reply; /*! out */
};
struct NvKmsGetDispAttributeRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
enum NvKmsDispAttribute attribute;
};
struct NvKmsGetDispAttributeReply {
NvS64 value NV_ALIGN_BYTES(8);
};
struct NvKmsGetDispAttributeParams {
struct NvKmsGetDispAttributeRequest request; /*! in */
struct NvKmsGetDispAttributeReply reply; /*! out */
};
struct NvKmsGetDispAttributeValidValuesRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
enum NvKmsDispAttribute attribute;
};
struct NvKmsGetDispAttributeValidValuesReply {
struct NvKmsAttributeValidValuesCommonReply common;
};
struct NvKmsGetDispAttributeValidValuesParams {
struct NvKmsGetDispAttributeValidValuesRequest request; /*! in */
struct NvKmsGetDispAttributeValidValuesReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_QUERY_FRAMELOCK: Query information about a framelock
* device.
*/
struct NvKmsQueryFrameLockRequest {
NvKmsFrameLockHandle frameLockHandle;
};
struct NvKmsQueryFrameLockReply {
NvU32 gpuIds[NVKMS_MAX_GPUS_PER_FRAMELOCK];
};
struct NvKmsQueryFrameLockParams {
struct NvKmsQueryFrameLockRequest request; /*! in */
struct NvKmsQueryFrameLockReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_SET_FRAMELOCK_ATTRIBUTE:
* NVKMS_IOCTL_GET_FRAMELOCK_ATTRIBUTE:
* NVKMS_IOCTL_GET_FRAMELOCK_ATTRIBUTE_VALID_VALUES:
*/
enum NvKmsFrameLockAttribute {
NV_KMS_FRAMELOCK_ATTRIBUTE_POLARITY = 0,
NV_KMS_FRAMELOCK_ATTRIBUTE_SYNC_DELAY,
NV_KMS_FRAMELOCK_ATTRIBUTE_HOUSE_SYNC_MODE,
NV_KMS_FRAMELOCK_ATTRIBUTE_SYNC_INTERVAL,
NV_KMS_FRAMELOCK_ATTRIBUTE_SYNC_READY,
NV_KMS_FRAMELOCK_ATTRIBUTE_VIDEO_MODE,
NV_KMS_FRAMELOCK_ATTRIBUTE_FPGA_REVISION,
NV_KMS_FRAMELOCK_ATTRIBUTE_FIRMWARE_MAJOR_VERSION,
NV_KMS_FRAMELOCK_ATTRIBUTE_FIRMWARE_MINOR_VERSION,
NV_KMS_FRAMELOCK_ATTRIBUTE_BOARD_ID,
NV_KMS_FRAMELOCK_ATTRIBUTE_SYNC_DELAY_RESOLUTION,
NV_KMS_FRAMELOCK_ATTRIBUTE_PORT0_STATUS,
NV_KMS_FRAMELOCK_ATTRIBUTE_PORT1_STATUS,
NV_KMS_FRAMELOCK_ATTRIBUTE_HOUSE_STATUS,
NV_KMS_FRAMELOCK_ATTRIBUTE_ETHERNET_DETECTED,
NV_KMS_FRAMELOCK_ATTRIBUTE_SYNC_RATE,
NV_KMS_FRAMELOCK_ATTRIBUTE_SYNC_RATE_4,
NV_KMS_FRAMELOCK_ATTRIBUTE_INCOMING_HOUSE_SYNC_RATE,
};
/*! Values for the NV_KMS_FRAMELOCK_ATTRIBUTE_POLARITY attribute. */
enum NvKmsFrameLockAttributePolarityValue {
NV_KMS_FRAMELOCK_ATTRIBUTE_POLARITY_RISING_EDGE = 0x1,
NV_KMS_FRAMELOCK_ATTRIBUTE_POLARITY_FALLING_EDGE = 0x2,
NV_KMS_FRAMELOCK_ATTRIBUTE_POLARITY_BOTH_EDGES = 0x3,
};
/*! Values for the NV_KMS_FRAMELOCK_ATTRIBUTE_HOUSE_SYNC_MODE attribute. */
enum NvKmsFrameLockAttributeHouseSyncModeValue {
NV_KMS_FRAMELOCK_ATTRIBUTE_HOUSE_SYNC_MODE_DISABLED = 0,
NV_KMS_FRAMELOCK_ATTRIBUTE_HOUSE_SYNC_MODE_INPUT = 0x1,
NV_KMS_FRAMELOCK_ATTRIBUTE_HOUSE_SYNC_MODE_OUTPUT = 0x2,
};
/*! Values for the NV_KMS_FRAMELOCK_ATTRIBUTE_ETHERNET_DETECTED attribute. */
enum NvKmsFrameLockAttributeEthernetDetectedValue {
NV_KMS_FRAMELOCK_ATTRIBUTE_ETHERNET_DETECTED_NONE = 0,
NV_KMS_FRAMELOCK_ATTRIBUTE_ETHERNET_DETECTED_PORT0 = 0x1,
NV_KMS_FRAMELOCK_ATTRIBUTE_ETHERNET_DETECTED_PORT1 = 0x2,
};
/*! Values for the NV_KMS_FRAMELOCK_ATTRIBUTE_VIDEO_MODE attribute. */
enum NvKmsFrameLockAttributeVideoModeValue {
NV_KMS_FRAMELOCK_ATTRIBUTE_VIDEO_MODE_COMPOSITE_AUTO = 0,
NV_KMS_FRAMELOCK_ATTRIBUTE_VIDEO_MODE_TTL = 1,
NV_KMS_FRAMELOCK_ATTRIBUTE_VIDEO_MODE_COMPOSITE_BI_LEVEL = 2,
NV_KMS_FRAMELOCK_ATTRIBUTE_VIDEO_MODE_COMPOSITE_TRI_LEVEL = 3,
};
/*! Values for the NV_KMS_FRAMELOCK_ATTRIBUTE_PORT[01]_STATUS attributes. */
enum NvKmsFrameLockAttributePortStatusValue {
NV_KMS_FRAMELOCK_ATTRIBUTE_PORT_STATUS_INPUT = 0,
NV_KMS_FRAMELOCK_ATTRIBUTE_PORT_STATUS_OUTPUT = 1,
};
struct NvKmsSetFrameLockAttributeRequest {
NvKmsFrameLockHandle frameLockHandle;
enum NvKmsFrameLockAttribute attribute;
NvS64 value NV_ALIGN_BYTES(8);
};
struct NvKmsSetFrameLockAttributeReply {
NvU32 padding;
};
struct NvKmsSetFrameLockAttributeParams {
struct NvKmsSetFrameLockAttributeRequest request; /*! in */
struct NvKmsSetFrameLockAttributeReply reply; /*! out */
};
struct NvKmsGetFrameLockAttributeRequest {
NvKmsFrameLockHandle frameLockHandle;
enum NvKmsFrameLockAttribute attribute;
};
struct NvKmsGetFrameLockAttributeReply {
NvS64 value NV_ALIGN_BYTES(8);
};
struct NvKmsGetFrameLockAttributeParams {
struct NvKmsGetFrameLockAttributeRequest request; /*! in */
struct NvKmsGetFrameLockAttributeReply reply; /*! out */
};
struct NvKmsGetFrameLockAttributeValidValuesRequest {
NvKmsFrameLockHandle frameLockHandle;
enum NvKmsFrameLockAttribute attribute;
};
struct NvKmsGetFrameLockAttributeValidValuesReply {
struct NvKmsAttributeValidValuesCommonReply common;
};
struct NvKmsGetFrameLockAttributeValidValuesParams {
struct NvKmsGetFrameLockAttributeValidValuesRequest request; /*! in */
struct NvKmsGetFrameLockAttributeValidValuesReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_GET_NEXT_EVENT, NVKMS_IOCTL_DECLARE_EVENT_INTEREST:
* Event handling.
*
* Clients should call NVKMS_IOCTL_DECLARE_EVENT_INTEREST to indicate
* the events in which they are interested. Then, block on poll(2) or
* select(2) until there are events available to read on the file
* descriptor.
*
* When events are available, the client should call
* NVKMS_IOCTL_GET_NEXT_EVENT to get an NvKmsEvent structure, and
* interpret the union based on eventType.
*
* Clients can remove interest for events by calling
* NVKMS_IOCTL_DECLARE_EVENT_INTEREST again, specifying a new
* interestMask.
*
* Note that there may still be events queued for the client when the
* client calls NVKMS_IOCTL_DECLARE_EVENT_INTEREST to change its
* interestMask. So, clients should be prepared to ignore unexpected
* events after calling NVKMS_IOCTL_DECLARE_EVENT_INTEREST.
*/
/*!
* NVKMS_EVENT_TYPE_DPY_CHANGED
*
* When a dpy changes, this event will be generated. The client
* should call NVKMS_IOCTL_QUERY_DPY_DYNAMIC_DATA to get an updated
* NvKmsQueryDpyDynamicDataReply.
*/
struct NvKmsEventDpyChanged {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
NVDpyId dpyId;
};
/*!
* NVKMS_EVENT_TYPE_DYNAMIC_DPY_CONNECTED
*
* When a dynamic dpy is connected, this event will be generated.
*/
struct NvKmsEventDynamicDpyConnected {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
NVDpyId dpyId;
};
/*!
* NVKMS_EVENT_TYPE_DYNAMIC_DPY_DISCONNECTED
*
* When a dynamic dpy is disconnected, this event will be generated.
*/
struct NvKmsEventDynamicDpyDisconnected {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
NVDpyId dpyId;
};
/*!
* NVKMS_EVENT_TYPE_DPY_ATTRIBUTE_CHANGED
*
* When a dpy attribute changes, this event will be generated.
*/
struct NvKmsEventDpyAttributeChanged {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
NVDpyId dpyId;
enum NvKmsDpyAttribute attribute;
NvS64 value NV_ALIGN_BYTES(8);
};
/*!
* NVKMS_EVENT_TYPE_FRAMELOCK_ATTRIBUTE_CHANGED
*
* When a framelock attribute changes, this event will be generated.
*/
struct NvKmsEventFrameLockAttributeChanged {
NvKmsFrameLockHandle frameLockHandle;
enum NvKmsFrameLockAttribute attribute;
NvS64 value NV_ALIGN_BYTES(8);
};
/*!
* NVKMS_EVENT_TYPE_FLIP_OCCURRED
*
* When a client requests a flip and specifies a completion notifier
* with NvKmsCompletionNotifierDescription::awaken == TRUE, this event
* will be generated. This event is only delivered to clients with
* flipping permission.
*/
struct NvKmsEventFlipOccurred {
NvKmsDeviceHandle deviceHandle;
/* XXX NVKMS TODO: the dispHandle is currently hard-coded to 0. */
NvKmsDispHandle dispHandle;
NvU32 head;
NvU32 layer;
};
struct NvKmsEvent {
enum NvKmsEventType eventType;
union {
struct NvKmsEventDpyChanged dpyChanged;
struct NvKmsEventDynamicDpyConnected dynamicDpyConnected;
struct NvKmsEventDynamicDpyDisconnected dynamicDpyDisconnected;
struct NvKmsEventDpyAttributeChanged dpyAttributeChanged;
struct NvKmsEventFrameLockAttributeChanged frameLockAttributeChanged;
struct NvKmsEventFlipOccurred flipOccurred;
} u;
};
struct NvKmsGetNextEventRequest {
NvU32 padding;
};
struct NvKmsGetNextEventReply {
/*!
* If an event is available, valid = TRUE and the NvKmsEvent
* contains the event. If no event is available, valid = FALSE.
*/
NvBool valid;
struct NvKmsEvent event;
};
struct NvKmsGetNextEventParams {
struct NvKmsGetNextEventRequest request; /*! in */
struct NvKmsGetNextEventReply reply; /*! out */
};
struct NvKmsDeclareEventInterestRequest {
/*!
* Mask of event types, where each event type is indicated by (1
* << NVKMS_EVENT_TYPE_).
*/
NvU32 interestMask;
};
struct NvKmsDeclareEventInterestReply {
NvU32 padding;
};
struct NvKmsDeclareEventInterestParams {
struct NvKmsDeclareEventInterestRequest request; /*! in */
struct NvKmsDeclareEventInterestReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_CLEAR_UNICAST_EVENT
*
* The events generated through NVKMS_IOCTL_DECLARE_EVENT_INTEREST and
* NVKMS_IOCTL_GET_NEXT_EVENT are most useful for system-wide events which
* multiple clients may be interested in. Clients declare their interest in a
* collection of event types, and when they are notified that some number of
* events arrived, they have to query the events from the event queue.
*
* In contrast, "Unicast Events" are for use in cases where a client is only
* interested in a particular type of event on a particular object.
*
* To use a Unicast Event:
*
* - Create an fd through nvKmsOpen().
*
* - Do _not_ use the fd for anything else (the first argument to ioctl(2), the
* fd in any of the granting APIs such as NvKmsGrantSurfaceParams::request:fd,
* etc).
*
* - Pass the fd into an API that allows a unicast event. E.g.,
* NvKmsJoinSwapGroupParams::request::member::unicastEvent::fd
*
* - Clear the unicast event with NVKMS_IOCTL_CLEAR_UNICAST_EVENT.
*
* - Check if the event arrived; if it hasn't, then wait for the event through
* poll(2) or select(2).
*/
struct NvKmsClearUnicastEventRequest {
int unicastEventFd;
};
struct NvKmsClearUnicastEventReply {
NvU32 padding;
};
struct NvKmsClearUnicastEventParams {
struct NvKmsClearUnicastEventRequest request; /*! in */
struct NvKmsClearUnicastEventReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_SET_LAYER_POSITION: Set the position of the layer
* for the specified heads on the specified disps. The layer
* position is in "desktop coordinate space", i.e., relative to the
* upper left corner of the input viewport.
*
* Note that this is only valid if
* NvKmsAllocDeviceReply::layerCaps[layer].supportsWindowMode is TRUE.
*/
struct NvKmsSetLayerPositionRequest {
NvKmsDeviceHandle deviceHandle;
/*!
* The bitmask of which indices within disp[] describe requested
* configuration changes. Any other disps will use their existing
* configuration.
*/
NvU32 requestedDispsBitMask;
struct {
/*!
* The bitmask of which head[] elements to look at on this
* disp; any other head will use its existing configuration.
*/
NvU32 requestedHeadsBitMask;
struct {
struct NvKmsSignedPoint layerPosition[NVKMS_MAX_LAYERS_PER_HEAD];
/*!
* The bitmask of which layerPosition[] elements to look at on this
* head; any other layer will use its existing configuration.
*/
NvU32 requestedLayerBitMask;
} head[NVKMS_MAX_HEADS_PER_DISP];
} disp[NVKMS_MAX_SUBDEVICES];
};
struct NvKmsSetLayerPositionReply {
NvU32 padding;
};
struct NvKmsSetLayerPositionParams {
struct NvKmsSetLayerPositionRequest request; /*! in */
struct NvKmsSetLayerPositionReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_GRAB_OWNERSHIP:
* NVKMS_IOCTL_RELEASE_OWNERSHIP:
*
* NVKMS_IOCTL_GRAB_OWNERSHIP notifies NVKMS that the calling client wants to
* control modesets on the device, and NVKMS_IOCTL_RELEASE_OWNERSHIP indicates
* that the modeset ownership should be released and the VT console mode
* restored.
*
* It is not necessary to call NVKMS_IOCTL_RELEASE_OWNERSHIP during shutdown;
* NVKMS will implicitly clear modeset ownership in nvKmsClose().
*
* Releasing modeset ownership enables console hotplug handling. See the
* explanation in the comment for enableConsoleHotplugHandling above.
*/
struct NvKmsGrabOwnershipRequest {
NvKmsDeviceHandle deviceHandle;
};
struct NvKmsGrabOwnershipReply {
NvU32 padding;
};
struct NvKmsGrabOwnershipParams {
struct NvKmsGrabOwnershipRequest request; /*! in */
struct NvKmsGrabOwnershipReply reply; /*! out */
};
struct NvKmsReleaseOwnershipRequest {
NvKmsDeviceHandle deviceHandle;
};
struct NvKmsReleaseOwnershipReply {
NvU32 padding;
};
struct NvKmsReleaseOwnershipParams {
struct NvKmsReleaseOwnershipRequest request; /*! in */
struct NvKmsReleaseOwnershipReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_GRANT_PERMISSIONS:
* NVKMS_IOCTL_ACQUIRE_PERMISSIONS:
* NVKMS_IOCTL_REVOKE_PERMISSIONS:
*
* By default, only the modeset owning NVKMS client (the one who
* successfully called NVKMS_IOCTL_GRAB_OWNERSHIP) is allowed to flip
* or set modes.
*
* However, the modeset owner can grant various permissions to other
* clients through the following steps:
*
* - The modeset owner should open /dev/nvidia-modeset, and call
* NVKMS_IOCTL_GRANT_PERMISSIONS to define a set of permissions
* associated with the file descriptor.
*
* - The modeset owner should pass the file descriptor over a UNIX
* domain socket to one or more clients who should acquire these
* permissions.
*
* - The modeset owner can optionally close the file descriptor now or
* later.
*
* - The acquiring clients should call NVKMS_IOCTL_ACQUIRE_PERMISSIONS
* and pass in the file descriptor they received, to update their
* client connection to include the permissions specified by the modeset
* owner in the first bullet.
*
* - The acquiring clients can optionally close the file descriptor
* now or later.
*
* - From this point forward, both the modeset owner and the clients
* are allowed to perform the actions allowed by the granted
* permissions.
*
* - The modeset owner can optionally revoke any previously granted
* permissions with NVKMS_IOCTL_REVOKE_PERMISSIONS.
*
* Notes:
*
* - NVKMS_IOCTL_REVOKE_PERMISSIONS has device-scope. It could be
* made finer-grained (e.g., take the file descriptor that was used
* to grant permissions) if that were needed.
*
* - NvKmsPermissions::disp[n] corresponds to the disp named by
* NvKmsAllocDeviceReply::dispHandles[n].
*
* - It is an error to call NVKMS_IOCTL_GRANT_PERMISSIONS more than
* once on a /dev/nvidia-modeset file descriptor, or to use a file
* descriptor other than one created by opening /dev/nvidia-modeset,
* or to use a file descriptor that was previously used as the first
* argument to ioctl(2).
*
* - Calling NVKMS_IOCTL_ACQUIRE_PERMISSIONS more than once on the
* same NVKMS client will cause the new permissions for that client
* to be the union of the previous permissions and the latest
* permissions being acquired.
*/
enum NvKmsPermissionsType {
NV_KMS_PERMISSIONS_TYPE_FLIPPING = 1,
NV_KMS_PERMISSIONS_TYPE_MODESET = 2,
};
struct NvKmsFlipPermissions {
struct {
struct {
/*
* Bitmask of flippable layers, where each layer is
* indicated by '1 << layer'. It is an error for bits
* above NVKMS_MAX_LAYERS_PER_HEAD to be set.
*
* Only applicable when type==FLIPPING.
*/
NvU8 layerMask;
} head[NVKMS_MAX_HEADS_PER_DISP];
} disp[NVKMS_MAX_SUBDEVICES];
};
struct NvKmsModesetPermissions {
struct {
struct {
/*
* A list of dpys which a particular NVKMS client is
* allowed to use when performing a modeset on this head.
*
* If the NVKMS client is not allowed to set a mode on
* this head, this list will be empty.
*
* If an NVKMS client can drive the head without
* restrictions, this will be nvAllDpyIdList().
*
* Only applicable when type==MODESET.
*/
NVDpyIdList dpyIdList;
} head[NVKMS_MAX_HEADS_PER_DISP];
} disp[NVKMS_MAX_SUBDEVICES];
};
struct NvKmsPermissions {
enum NvKmsPermissionsType type;
union {
struct NvKmsFlipPermissions flip;
struct NvKmsModesetPermissions modeset;
};
};
struct NvKmsGrantPermissionsRequest {
int fd;
NvKmsDeviceHandle deviceHandle;
struct NvKmsPermissions permissions;
};
struct NvKmsGrantPermissionsReply {
NvU32 padding;
};
struct NvKmsGrantPermissionsParams {
struct NvKmsGrantPermissionsRequest request; /*! in */
struct NvKmsGrantPermissionsReply reply; /*! out */
};
struct NvKmsAcquirePermissionsRequest {
int fd;
};
struct NvKmsAcquirePermissionsReply {
/*! This client's handle for the device which acquired new permissions */
NvKmsDeviceHandle deviceHandle;
/*!
* The acquired permissions.
*
* If permissions::type == FLIPPING, the new combined flipping
* permissions of the calling client on this device, including
* prior permissions and permissions added by this operation.
*/
struct NvKmsPermissions permissions;
};
struct NvKmsAcquirePermissionsParams {
struct NvKmsAcquirePermissionsRequest request; /*! in */
struct NvKmsAcquirePermissionsReply reply; /*! out */
};
struct NvKmsRevokePermissionsRequest {
NvKmsDeviceHandle deviceHandle;
/*
* A bitmask of permission types to be revoked for this device.
* It should be the bitwise 'or' of one or more
* NVBIT(NV_KMS_PERMISSIONS_TYPE_*) values.
*/
NvU32 permissionsTypeBitmask;
};
struct NvKmsRevokePermissionsReply {
NvU32 padding;
};
struct NvKmsRevokePermissionsParams {
struct NvKmsRevokePermissionsRequest request; /*! in */
struct NvKmsRevokePermissionsReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_QUERY_DPY_CRC32
*
* Query last CRC32 value from the NVKMS disp head specified by the triplet
* (deviceHandle, dispHandle, head).
*/
struct NvKmsQueryDpyCRC32Request {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
NvU32 head;
};
/*!
* Generic CRC-structure type to represent CRC value obtained and if
* hardware architecture supports collection of the CRC type. If
* the CRC is not supported by hardware, its value is undefined.
*/
struct NvKmsDpyCRC32 {
/*!
* Value of the CRC. If it is not supported, value is undefined.
*/
NvU32 value;
/*!
* Boolean which represents if hardware supports CRC collection
* If this boolean is FALSE, CRC hardware collection is not supported.
*/
NvBool supported;
};
/*!
* Reply structure that contains CRC32 values returned from hardware.
* Supported CRCs obtained are represented by supported boolean in crc struct
* Note- Crcs that are not supported will not be updated and will remain at 0
*/
struct NvKmsQueryDpyCRC32Reply {
/*!
* CRC generated from the Compositor hardware
*/
struct NvKmsDpyCRC32 compositorCrc32;
/*!
* CRC generated from the RG hardware, if head is driving RG/SF.
* Note that if Dithering is enabled, this CRC will vary across reads
* from the same frame.
*/
struct NvKmsDpyCRC32 rasterGeneratorCrc32;
/*!
* Crc value generated from the target SF/OR depending on connector's OR type
* Note that if Dithering is enabled, this CRC will vary across reads
* from the same frame.
*/
struct NvKmsDpyCRC32 outputCrc32;
};
struct NvKmsQueryDpyCRC32Params {
struct NvKmsQueryDpyCRC32Request request; /*! in */
struct NvKmsQueryDpyCRC32Reply reply; /*! out */
};
/*!
* User-space pointers are always passed to NVKMS in an NvU64.
* This user-space address is eventually passed into the platform's
* copyin/copyout functions, in a void* argument.
*
* This utility function converts from a pointer to an NvU64.
*/
static inline NvU64 nvKmsPointerToNvU64(const void *ptr)
{
return (NvU64)(NvUPtr)ptr;
}
/*!
* NVKMS_IOCTL_REGISTER_DEFERRED_REQUEST_FIFO:
* NVKMS_IOCTL_UNREGISTER_DEFERRED_REQUEST_FIFO:
*
* To make a request that is deferred until after a specific point in a client's
* graphics channel, a client should register a surface with NVKMS as a
* "deferred request fifo". The surface is interpreted as having the layout of
* struct NvKmsDeferredRequestFifo.
*
* To make deferred requests, the client should:
*
* - Write the NVKMS_DEFERRED_REQUEST_OPCODE for the desired operation to
* NvKmsDeferredRequestFifo::request[i], where 'i' is the next available
* element in the request[] array. Repeat as necessary.
*
* - Push NV906F_SEMAPHORE[ABCD] methods in its graphics channel to write
* '(i + 1) % NVKMS_MAX_DEFERRED_REQUESTS' to
* NvKmsDeferredRequestFifo::put.
*
* - Push an NV906F_NON_STALL_INTERRUPT method in its graphics channel.
*
* NVKMS will be notified of the non-stall interrupt, and scan all clients'
* deferred request fifos for put != get. NVKMS will then perform the requests
* specified in request[get] through request[put-1]. Finally, NVKMS will update
* get to indicate how much of the fifo it consumed.
*
* Wrapping behaves as expected. In pseudo code:
*
* while (get != put) {
* do(request[get]);
* get = (get + 1) % NVKMS_MAX_DEFERRED_REQUESTS;
* }
*
* The only time it is safe for clients to write to get is when get == put and
* there are no outstanding semaphore releases to gpuPut.
*
* The surface used for the deferred request fifo must be:
*
* - In system memory (NVKMS will create one device-scoped mapping, not one per
* subdevice, as would be needed if the surface were in video memory).
*
* - At least as large as sizeof(NvKmsDeferredRequestFifo).
*
* Some NVKMS_DEFERRED_REQUESTs may need to write to a semaphore after some
* operation is performed (e.g., to indicate that a SwapGroup is ready, or that
* we've reached vblank). The NVKMS_DEFERRED_REQUEST_SEMAPHORE_INDEX field
* within the request specifies a semaphore within the
* NvKmsDeferredRequestFifo::semaphore[] array. The semantics of that semaphore
* index are opcode-specific.
*
* The opcode and semaphore index are in the low 16-bits of the request. The
* upper 16-bits are opcode-specific.
*/
#define NVKMS_MAX_DEFERRED_REQUESTS 128
#define NVKMS_DEFERRED_REQUEST_OPCODE 7:0
#define NVKMS_DEFERRED_REQUEST_SEMAPHORE_INDEX 15:8
#define NVKMS_DEFERRED_REQUEST_OPCODE_NOP 0
/*
* The SWAP_GROUP_READY request means that this NvKmsDeferredRequestFifo is
* ready for the next swap of the SwapGroup (see NVKMS_IOCTL_JOIN_SWAP_GROUP,
* below). NVKMS_DEFERRED_REQUEST_SEMAPHORE_INDEX should specify an element in
* the semaphore[] array which will be released to
*
* NVKMS_DEFERRED_REQUEST_SEMAPHORE_VALUE_SWAP_GROUP_READY
*
* when the SwapGroup actually swaps.
*/
#define NVKMS_DEFERRED_REQUEST_OPCODE_SWAP_GROUP_READY 1
#define NVKMS_DEFERRED_REQUEST_SEMAPHORE_VALUE_SWAP_GROUP_NOT_READY 0x00000000
#define NVKMS_DEFERRED_REQUEST_SEMAPHORE_VALUE_SWAP_GROUP_READY 0xFFFFFFFF
/*
* The SWAP_GROUP_READY_PER_EYE_STEREO field indicates whether this deferred
* request fifo wants the SwapGroup to present new content at every eye boundary
* (PER_EYE), or present new content only when transitioning from the right eye
* to the left eye (PER_PAIR).
*/
#define NVKMS_DEFERRED_REQUEST_SWAP_GROUP_READY_PER_EYE_STEREO 16:16
#define NVKMS_DEFERRED_REQUEST_SWAP_GROUP_READY_PER_EYE_STEREO_PER_PAIR 0
#define NVKMS_DEFERRED_REQUEST_SWAP_GROUP_READY_PER_EYE_STEREO_PER_EYE 1
struct NvKmsDeferredRequestFifo {
NvU32 put;
NvU32 get;
NvU32 request[NVKMS_MAX_DEFERRED_REQUESTS];
NvGpuSemaphore semaphore[NVKMS_MAX_DEFERRED_REQUESTS];
};
struct NvKmsRegisterDeferredRequestFifoRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsSurfaceHandle surfaceHandle;
};
struct NvKmsRegisterDeferredRequestFifoReply {
NvKmsDeferredRequestFifoHandle deferredRequestFifoHandle;
};
struct NvKmsRegisterDeferredRequestFifoParams {
struct NvKmsRegisterDeferredRequestFifoRequest request; /*! in */
struct NvKmsRegisterDeferredRequestFifoReply reply; /*! out */
};
struct NvKmsUnregisterDeferredRequestFifoRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsDeferredRequestFifoHandle deferredRequestFifoHandle;
};
struct NvKmsUnregisterDeferredRequestFifoReply {
NvU32 padding;
};
struct NvKmsUnregisterDeferredRequestFifoParams {
struct NvKmsUnregisterDeferredRequestFifoRequest request; /*! in */
struct NvKmsUnregisterDeferredRequestFifoReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_ALLOC_SWAP_GROUP
* NVKMS_IOCTL_FREE_SWAP_GROUP
*
* An NVKMS client creates a SwapGroup by calling NVKMS_IOCTL_ALLOC_SWAP_GROUP
* and specifying the heads in the SwapGroup with
* NvKmsAllocSwapGroupRequest::disp[]::headMask.
*
* The SwapGroup can be shared with clients through
* NVKMS_IOCTL_GRANT_SWAP_GROUP, and it is destroyed once all clients that have
* acquired the swap group through NVKMS_IOCTL_ACQUIRE_SWAP_GROUP have released
* it through NVKMS_IOCTL_RELEASE_SWAP_GROUP and when the client that created
* the swap group has called NVKMS_IOCTL_FREE_SWAP_GROUP or freed the device.
*
* The SwapGroup allocation is expected to have a long lifetime (e.g., the X
* driver might call ALLOC_SWAP_GROUP from ScreenInit and FREE_SWAP_GROUP from
* CloseScreen). The point of these requests is to define the head topology of
* the SwapGroup (for X driver purposes, presumably all the heads that are
* assigned to the X screen).
*
* As such:
*
* - Not all heads described in the ALLOC_SWAP_GROUP request need to be active
* (they can come and go with different modesets).
*
* - The SwapGroup persists across modesets.
*
* - SwapGroup allocation is expected to be lightweight: the heavyweight
* operations like allocating and freeing headSurface resources are done when
* the number of SwapGroup members (see {JOIN,LEAVE}_SWAP_GROUP below)
* transitions between 0 and 1.
*
* Only an NVKMS modeset owner can alloc or free a SwapGroup.
*/
struct NvKmsSwapGroupConfig {
struct {
NvU32 headMask;
} disp[NVKMS_MAX_SUBDEVICES];
};
struct NvKmsAllocSwapGroupRequest {
NvKmsDeviceHandle deviceHandle;
struct NvKmsSwapGroupConfig config;
};
struct NvKmsAllocSwapGroupReply {
NvKmsSwapGroupHandle swapGroupHandle;
};
struct NvKmsAllocSwapGroupParams {
struct NvKmsAllocSwapGroupRequest request; /*! in */
struct NvKmsAllocSwapGroupReply reply; /*! out */
};
struct NvKmsFreeSwapGroupRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsSwapGroupHandle swapGroupHandle;
};
struct NvKmsFreeSwapGroupReply {
NvU32 padding;
};
struct NvKmsFreeSwapGroupParams {
struct NvKmsFreeSwapGroupRequest request; /*! in */
struct NvKmsFreeSwapGroupReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_JOIN_SWAP_GROUP
* NVKMS_IOCTL_LEAVE_SWAP_GROUP
*
* Clients can join NvKmsDeferredRequestFifos to SwapGroups using
* NVKMS_IOCTL_JOIN_SWAP_GROUP, and remove NvKmsDeferredRequestFifos from
* SwapGroups using NVKMS_IOCTL_LEAVE_SWAP_GROUP (or freeing the
* NvKmsDeferredRequestFifo, or freeing the device).
*
* Once an NvKmsDeferredRequestFifo is joined to a SwapGroup, the SwapGroup will
* not become ready again until the SwapGroup member sends the
* NVKMS_DEFERRED_REQUEST_OPCODE_SWAP_GROUP_READY request through their
* NvKmsDeferredRequestFifo. The NVKMS_DEFERRED_REQUEST_SEMAPHORE_INDEX
* specified as part of the request indicates an index into
* NvKmsDeferredRequestFifo::semaphore[] where NVKMS will write
*
* NVKMS_DEFERRED_REQUEST_SEMAPHORE_VALUE_SWAP_GROUP_READY
*
* when the SwapGroup becomes ready.
*
* If unicastEvent::specified is TRUE, then unicastEvent::fd will be interpreted
* as a unicast event file descriptor. See NVKMS_IOCTL_CLEAR_UNICAST_EVENT for
* details. Whenever SWAP_GROUP_READY is written to a semaphore within
* NvKmsDeferredRequestFifo, the unicastEvent fd will be notified.
*
* An NvKmsDeferredRequestFifo can be joined to at most one SwapGroup at a time.
*
* If one client uses multiple NvKmsDeferredRequestFifos joined to multiple
* SwapGroups and wants to synchronize swaps between these fifos, it should
* bundle all of the (deviceHandle, swapGroupHandle, deferredRequestFifoHandle)
* tuples into a single join/leave request.
*
* If any client joins multiple NvKmsDeferredRequestFifos to multiple
* SwapGroups, all NVKMS_IOCTL_JOIN_SWAP_GROUP requests must specify the same
* set of SwapGroups.
*/
struct NvKmsJoinSwapGroupRequestOneMember {
NvKmsDeviceHandle deviceHandle;
NvKmsSwapGroupHandle swapGroupHandle;
NvKmsDeferredRequestFifoHandle deferredRequestFifoHandle;
struct {
int fd;
NvBool specified;
} unicastEvent;
};
struct NvKmsJoinSwapGroupRequest {
NvU32 numMembers;
struct NvKmsJoinSwapGroupRequestOneMember member[NVKMS_MAX_SWAPGROUPS];
};
struct NvKmsJoinSwapGroupReply {
NvU32 padding;
};
struct NvKmsJoinSwapGroupParams {
struct NvKmsJoinSwapGroupRequest request; /*! in */
struct NvKmsJoinSwapGroupReply reply; /*! out */
};
struct NvKmsLeaveSwapGroupRequestOneMember {
NvKmsDeviceHandle deviceHandle;
NvKmsDeferredRequestFifoHandle deferredRequestFifoHandle;
};
struct NvKmsLeaveSwapGroupRequest {
NvU32 numMembers;
struct NvKmsLeaveSwapGroupRequestOneMember member[NVKMS_MAX_SWAPGROUPS];
};
struct NvKmsLeaveSwapGroupReply {
NvU32 padding;
};
struct NvKmsLeaveSwapGroupParams {
struct NvKmsLeaveSwapGroupRequest request; /*! in */
struct NvKmsLeaveSwapGroupReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_SET_SWAP_GROUP_CLIP_LIST
*
* The X driver needs to define which pixels on-screen are owned by the
* SwapGroup. NVKMS will use this to prevent those pixels from updating until
* all SwapGroup members indicate that they are ready.
*
* The clip list is interpreted by NVKMS as relative to the surface specified
* during a flip or modeset. The clip list is intersected with the ViewPortIn
* of the head, described by
*
* NvKmsFlipCommonParams::viewPortIn::point
*
* and
*
* NvKmsSetModeOneHeadRequest::viewPortSizeIn
*
* The clip list is exclusive. I.e., each NvKmsRect is a region outside of the
* SwapGroup. One surface-sized NvKmsRect would mean that there are no
* SwapGroup-owned pixels.
*
* When no clip list is specified, NVKMS behaves as if there were no
* SwapGroup-owned pixels.
*
* Only an NVKMS modeset owner can set the clip list of a SwapGroup.
*/
struct NvKmsSetSwapGroupClipListRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsSwapGroupHandle swapGroupHandle;
/*! The number of struct NvKmsRects pointed to by pClipList. */
NvU16 nClips;
/*!
* Pointer to an array of struct NvKmsRects describing the inclusive clip
* list for the SwapGroup. The NvKmsRects are in desktop coordinate space.
*
* Use nvKmsPointerToNvU64() to assign pClipList.
*/
NvU64 pClipList NV_ALIGN_BYTES(8);
};
struct NvKmsSetSwapGroupClipListReply {
NvU32 padding;
};
struct NvKmsSetSwapGroupClipListParams {
struct NvKmsSetSwapGroupClipListRequest request; /*! in */
struct NvKmsSetSwapGroupClipListReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_GRANT_SWAP_GROUP:
* NVKMS_IOCTL_ACQUIRE_SWAP_GROUP:
* NVKMS_IOCTL_RELEASE_SWAP_GROUP:
*
* An NVKMS client can "grant" a swap group that it has allocated through
* NVKMS_IOCTL_ALLOC_SWAP_GROUP to another NVKMS client through the following
* steps:
*
* - The granting NVKMS client should open /dev/nvidia-modeset, and call
* NVKMS_IOCTL_GRANT_SWAP_GROUP to associate an NvKmsSwapGroupHandle
* with the file descriptor.
*
* - The granting NVKMS client should pass the file descriptor over a
* UNIX domain socket to one or more clients who should acquire the
* swap group.
*
* - The granting NVKMS client can optionally close the file
* descriptor now or later.
*
* - Each acquiring client should call NVKMS_IOCTL_ACQUIRE_SWAP_GROUP,
* and pass in the file descriptor it received. This returns an
* NvKmsSwapGroupHandle that the acquiring client can use to refer to
* the swap group in any other NVKMS API call that takes an
* NvKmsSwapGroupHandle.
*
* - The acquiring clients can optionally close the file descriptor
* now or later.
*
* - Each acquiring client should call NVKMS_IOCTL_RELEASE_SWAP_GROUP to
* release it when they are done with the swap group.
*/
struct NvKmsGrantSwapGroupRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsSwapGroupHandle swapGroupHandle;
int fd;
};
struct NvKmsGrantSwapGroupReply {
NvU32 padding;
};
struct NvKmsGrantSwapGroupParams {
struct NvKmsGrantSwapGroupRequest request; /*! in */
struct NvKmsGrantSwapGroupReply reply; /*! out */
};
struct NvKmsAcquireSwapGroupRequest {
int fd;
};
struct NvKmsAcquireSwapGroupReply {
NvKmsDeviceHandle deviceHandle;
NvKmsSwapGroupHandle swapGroupHandle;
};
struct NvKmsAcquireSwapGroupParams {
struct NvKmsAcquireSwapGroupRequest request; /*! in */
struct NvKmsAcquireSwapGroupReply reply; /*! out */
};
struct NvKmsReleaseSwapGroupRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsSwapGroupHandle swapGroupHandle;
};
struct NvKmsReleaseSwapGroupReply {
NvU32 padding;
};
struct NvKmsReleaseSwapGroupParams {
struct NvKmsReleaseSwapGroupRequest request; /*! in */
struct NvKmsReleaseSwapGroupReply reply; /*! out */
};
/*!
* NVKMS_IOCTL_SWITCH_MUX:
*
* Switch the mux for the given Dpy in the given direction. The mux switch is
* performed in three stages.
*/
enum NvKmsMuxOperation {
NVKMS_SWITCH_MUX_PRE,
NVKMS_SWITCH_MUX,
NVKMS_SWITCH_MUX_POST,
};
struct NvKmsSwitchMuxRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
NVDpyId dpyId;
enum NvKmsMuxOperation operation;
NvMuxState state;
};
struct NvKmsSwitchMuxReply {
NvU32 padding;
};
struct NvKmsSwitchMuxParams {
struct NvKmsSwitchMuxRequest request;
struct NvKmsSwitchMuxReply reply;
};
struct NvKmsGetMuxStateRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
NVDpyId dpyId;
};
struct NvKmsGetMuxStateReply {
NvMuxState state;
};
struct NvKmsGetMuxStateParams {
struct NvKmsGetMuxStateRequest request;
struct NvKmsGetMuxStateReply reply;
};
/*!
* NVKMS_IOCTL_EXPORT_VRR_SEMAPHORE_SURFACE:
*
* Export the VRR semaphore surface onto the provided RM 'memFd'.
* The RM memory FD should be "empty". An empty FD can be allocated by calling
* NV0000_CTRL_OS_UNIX_EXPORT_OBJECT_TO_FD with 'EMPTY_FD' set.
*/
struct NvKmsExportVrrSemaphoreSurfaceRequest {
NvKmsDeviceHandle deviceHandle;
int memFd;
};
struct NvKmsExportVrrSemaphoreSurfaceReply {
NvU32 padding;
};
struct NvKmsExportVrrSemaphoreSurfaceParams {
struct NvKmsExportVrrSemaphoreSurfaceRequest request;
struct NvKmsExportVrrSemaphoreSurfaceReply reply;
};
/*!
* NVKMS_IOCTL_ENABLE_VBLANK_SYNC_OBJECT:
* NVKMS_IOCTL_DISABLE_VBLANK_SYNC_OBJECT:
*
* The NVKMS client can use NVKMS_IOCTL_ENABLE_VBLANK_SYNC_OBJECT to request a
* vblank syncpt that continuously triggers each time the raster generator
* reaches the start of vblank. NVKMS will return the syncpt id in
* 'NvKmsEnableVblankSyncObjectReply::syncptId'.
*
* The NVKMS client can use NVKMS_IOCTL_DISABLE_VBLANK_SYNC_OBJECT to disable
* the vblank syncpt.
*
* If a vblank syncpt is currently enabled on a head, and a modeset request is
* issued to reconfigure that head with a new set of mode timings, NVKMS will
* automatically reenable the vblank syncpt so it continues to trigger with the
* new mode timings.
*
* Clients can use these IOCTLs only if both NvKmsAllocDeviceReply::
* supportsVblankSyncObjects and NvKmsAllocDeviceReply::supportsSyncpts are
* TRUE.
*/
struct NvKmsEnableVblankSyncObjectRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
NvU32 head;
};
struct NvKmsEnableVblankSyncObjectReply {
/*
* Clients should explicitly disable the vblank sync object to consume the
* handle.
*/
NvKmsVblankSyncObjectHandle vblankHandle;
NvU32 syncptId;
};
struct NvKmsEnableVblankSyncObjectParams {
struct NvKmsEnableVblankSyncObjectRequest request; /*! in */
struct NvKmsEnableVblankSyncObjectReply reply; /*! out */
};
struct NvKmsDisableVblankSyncObjectRequest {
NvKmsDeviceHandle deviceHandle;
NvKmsDispHandle dispHandle;
NvU32 head;
/* This handle is received in NVKMS_IOCTL_ENABLE_VBLANK_SYNC_OBJECT. */
NvKmsVblankSyncObjectHandle vblankHandle;
};
struct NvKmsDisableVblankSyncObjectReply {
NvU32 padding;
};
struct NvKmsDisableVblankSyncObjectParams {
struct NvKmsDisableVblankSyncObjectRequest request; /*! in */
struct NvKmsDisableVblankSyncObjectReply reply; /*! out */
};
#endif /* NVKMS_API_H */
|