1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
|
# 2 "asmcomp/power/scheduling.ml"
(**************************************************************************)
(* *)
(* OCaml *)
(* *)
(* Xavier Leroy, projet Cristal, INRIA Rocquencourt *)
(* *)
(* Copyright 1996 Institut National de Recherche en Informatique et *)
(* en Automatique. *)
(* *)
(* All rights reserved. This file is distributed under the terms of *)
(* the GNU Lesser General Public License version 2.1, with the *)
(* special exception on linking described in the file LICENSE. *)
(* *)
(**************************************************************************)
(* Instruction scheduling for the Power PC *)
open Arch
open Mach
class scheduler = object
inherit Schedgen.scheduler_generic
(* Latencies (in cycles). Based roughly on the "common model". *)
method oper_latency = function
Ireload -> 2
| Iload _ -> 2
| Iconst_float _ -> 2 (* turned into a load *)
| Iconst_symbol _ -> 1
| Iintop(Imul | Imulh) -> 9
| Iintop_imm(Imul, _) -> 5
| Iintop(Idiv | Imod) -> 36
| Iaddf | Isubf -> 4
| Imulf -> 5
| Idivf -> 33
| Ispecific(Imultaddf | Imultsubf) -> 5
| _ -> 1
method! reload_retaddr_latency = 12
(* If we can have that many cycles between the reloadretaddr and the
return, we can expect that the blr branch will be completely folded. *)
(* Issue cycles. Rough approximations. *)
method oper_issue_cycles = function
Iconst_float _ | Iconst_symbol _ -> 2
| Iload { addressing_mode = Ibased(_, _); _ } -> 2
| Istore(_, Ibased(_, _), _) -> 2
| Ialloc _ -> 4
| Iintop(Imod) -> 40 (* assuming full stall *)
| Iintop(Icomp _) -> 4
| Iintop_imm(Icomp _, _) -> 4
| Ifloatofint -> 9
| Iintoffloat -> 4
| _ -> 1
method! reload_retaddr_issue_cycles = 3
(* load then stalling mtlr *)
end
let fundecl f = (new scheduler)#schedule_fundecl f
|
