1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414
|
/*******************************************************************************
* Copyright 2023-2024 Intel Corporation
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* http://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*******************************************************************************/
/// @example sycl_getting_started.cpp
/// @copybrief graph_sycl_getting_started_cpp
/// > Annotated version: @ref graph_sycl_getting_started_cpp
/// @page graph_sycl_getting_started_cpp Getting started with SYCL extensions API and Graph API
/// This is an example to demonstrate how to build a simple graph and run on
/// SYCL device.
///
/// > Example code: @ref sycl_getting_started.cpp
///
/// Some key take-aways included in this example:
///
/// * how to build a graph and get several partitions
/// * how to create engine, allocator and stream
/// * how to compile a partition
/// * how to execute a compiled partition
///
/// Some assumptions in this example:
///
/// * Only workflow is demonstrated without checking correctness
/// * Unsupported partitions should be handled by users themselves
///
/// @page graph_sycl_getting_started_cpp
/// @section graph_sycl_getting_started_cpp_headers Public headers
///
/// To start using oneDNN graph, we must include the @ref dnnl_graph.hpp
/// header file into the application. If you also want to run with SYCL
/// device, you need include
/// @ref dnnl_graph_sycl.hpp header as well. All the C++ APIs reside
/// in namespace `dnnl::graph`.
/// @page graph_sycl_getting_started_cpp
/// @snippet sycl_getting_started.cpp Headers and namespace
//[Headers and namespace]
#include "oneapi/dnnl/dnnl_graph.hpp"
#include "oneapi/dnnl/dnnl_graph_sycl.hpp"
#include "oneapi/dnnl/dnnl_sycl.hpp"
using namespace dnnl::graph;
using namespace sycl;
#include <assert.h>
#include <iostream>
#include <memory>
#include <vector>
#include <unordered_map>
#include <unordered_set>
#include "example_utils.hpp"
#include "graph_example_utils.hpp"
using data_type = logical_tensor::data_type;
using layout_type = logical_tensor::layout_type;
using dim = logical_tensor::dim;
using dims = logical_tensor::dims;
//[Headers and namespace]
/// @page graph_sycl_getting_started_cpp
/// @section graph_sycl_getting_started_cpp_tutorial sycl_getting_started_tutorial() function
///
void sycl_getting_started_tutorial(dnnl::engine::kind ekind) {
dim N = 8, IC = 3, OC1 = 96, OC2 = 96;
dim IH = 227, IW = 227, KH1 = 11, KW1 = 11, KH2 = 1, KW2 = 1;
dims conv0_input_dims {N, IC, IH, IW};
dims conv0_weight_dims {OC1, IC, KH1, KW1};
dims conv0_bias_dims {OC1};
dims conv1_weight_dims {OC1, OC2, KH2, KW2};
dims conv1_bias_dims {OC2};
/// @page graph_sycl_getting_started_cpp
/// @subsection graph_sycl_getting_started_cpp_get_partition Build Graph and Get Partitions.
///
/// In this section, we are trying to build a graph containing the pattern
/// like `conv0->relu0->conv1->relu1`. After that, we can get all
/// of partitions which are determined by backend.
///
/// To build a graph, the connection relationship of different ops must
/// be known.In oneDNN graph, #dnnl::graph::logical_tensor is used
/// to express such relationship.So, next step is to create logical
/// tensors for these ops including inputs and outputs.
///
/// @note It's not necessary to provide concrete shape/layout information
/// at graph partitioning stage. Users can provide these information till
/// compilation stage.
///
/// Create input/output #dnnl::graph::logical_tensor for
/// the first `Convolution` op.
/// @snippet sycl_getting_started.cpp Create conv's logical tensor
//[Create conv's logical tensor]
logical_tensor conv0_src_desc {0, data_type::f32};
logical_tensor conv0_weight_desc {1, data_type::f32};
logical_tensor conv0_dst_desc {2, data_type::f32};
//[Create conv's logical tensor]
/// Create first `Convolution` op (#dnnl::graph::op) and attaches attributes
/// to it, such as `strides`, `pads_begin`, `pads_end`, `data_format`, etc.
/// @snippet sycl_getting_started.cpp Create first conv
//[Create first conv]
op conv0(0, op::kind::Convolution, {conv0_src_desc, conv0_weight_desc},
{conv0_dst_desc}, "conv0");
conv0.set_attr<dims>(op::attr::strides, {4, 4});
conv0.set_attr<dims>(op::attr::pads_begin, {0, 0});
conv0.set_attr<dims>(op::attr::pads_end, {0, 0});
conv0.set_attr<dims>(op::attr::dilations, {1, 1});
conv0.set_attr<int64_t>(op::attr::groups, 1);
conv0.set_attr<std::string>(op::attr::data_format, "NCX");
conv0.set_attr<std::string>(op::attr::weights_format, "OIX");
//[Create first conv]
/// Create input/output logical tensors for first `BiasAdd` op and create the first `BiasAdd` op
/// @snippet sycl_getting_started.cpp Create first bias_add
//[Create first bias_add]
logical_tensor conv0_bias_desc {3, data_type::f32};
logical_tensor conv0_bias_add_dst_desc {
4, data_type::f32, layout_type::undef};
op conv0_bias_add(1, op::kind::BiasAdd, {conv0_dst_desc, conv0_bias_desc},
{conv0_bias_add_dst_desc}, "conv0_bias_add");
conv0_bias_add.set_attr<std::string>(op::attr::data_format, "NCX");
//[Create first bias_add]
/// Create output logical tensors for first `Relu` op and create the op.
/// @snippet sycl_getting_started.cpp Create first relu
//[Create first relu]
logical_tensor relu0_dst_desc {5, data_type::f32};
op relu0(2, op::kind::ReLU, {conv0_bias_add_dst_desc}, {relu0_dst_desc},
"relu0");
//[Create first relu]
/// Create input/output logical tensors for second `Convolution` op and create the second `Convolution` op.
/// @snippet sycl_getting_started.cpp Create second conv
//[Create second conv]
logical_tensor conv1_weight_desc {6, data_type::f32};
logical_tensor conv1_dst_desc {7, data_type::f32};
op conv1(3, op::kind::Convolution, {relu0_dst_desc, conv1_weight_desc},
{conv1_dst_desc}, "conv1");
conv1.set_attr<dims>(op::attr::strides, {1, 1});
conv1.set_attr<dims>(op::attr::pads_begin, {0, 0});
conv1.set_attr<dims>(op::attr::pads_end, {0, 0});
conv1.set_attr<dims>(op::attr::dilations, {1, 1});
conv1.set_attr<int64_t>(op::attr::groups, 1);
conv1.set_attr<std::string>(op::attr::data_format, "NCX");
conv1.set_attr<std::string>(op::attr::weights_format, "OIX");
//[Create second conv]
/// Create input/output logical tensors for second `BiasAdd` op and create the op.
/// @snippet sycl_getting_started.cpp Create second bias_add
//[Create second bias_add]
logical_tensor conv1_bias_desc {8, data_type::f32};
logical_tensor conv1_bias_add_dst_desc {9, data_type::f32};
op conv1_bias_add(4, op::kind::BiasAdd, {conv1_dst_desc, conv1_bias_desc},
{conv1_bias_add_dst_desc}, "conv1_bias_add");
conv1_bias_add.set_attr<std::string>(op::attr::data_format, "NCX");
//[Create second bias_add]
/// Create output logical tensors for second `Relu` op and create the op
/// @snippet sycl_getting_started.cpp Create second relu
//[Create second relu]
logical_tensor relu1_dst_desc {10, data_type::f32};
op relu1(5, op::kind::ReLU, {conv1_bias_add_dst_desc}, {relu1_dst_desc},
"relu1");
//[Create second relu]
/// Finally, those created ops will be added into the graph. The graph
/// internally will maintain a list to store all of these ops. To create
/// a graph, #dnnl::engine::kind is needed because the returned
/// partitions maybe vary on different devices.
///
/// @note The order of adding op doesn't matter. The connection will
/// be obtained through logical tensors.
///
/// @snippet sycl_getting_started.cpp Create graph and add ops
//[Create graph and add ops]
graph g(ekind);
g.add_op(conv0);
g.add_op(conv0_bias_add);
g.add_op(relu0);
g.add_op(conv1);
g.add_op(conv1_bias_add);
g.add_op(relu1);
//[Create graph and add ops]
/// After adding all ops into the graph, call
/// #dnnl::graph::graph::get_partitions() to indicate that the
/// graph building is over and is ready for partitioning. Adding new
/// ops into a finalized graph or partitioning a unfinalized graph
/// will both lead to a failure.
///
/// @snippet sycl_getting_started.cpp Finalize graph
//[Finalize graph]
g.finalize();
//[Finalize graph]
/// After finished above operations, we can get partitions by calling
/// #dnnl::graph::graph::get_partitions(). Here we can also specify the
/// #dnnl::graph::partition::policy to get different partitions.
///
/// In this example, the graph will be partitioned into two partitions:
/// 1. conv0 + conv0_bias_add + relu0
/// 2. conv1 + conv1_bias_add + relu1
///
/// @snippet sycl_getting_started.cpp Get partition
//[Get partition]
auto partitions = g.get_partitions();
//[Get partition]
// Check partitioning results to ensure the examples works. Users do
// not need to follow this step.
assert(partitions.size() == 2);
/// Below codes are to create runtime objects like allocator, engine
/// and stream. Unlike CPU example, users need to provide sycl device,
/// sycl context, and sycl queue. oneDNN Graph provides different
/// interoperability APIs which are defined at `dnnl_graph_sycl.hpp`.
/// @page graph_sycl_getting_started_cpp
/// @subsection graph_sycl_getting_started_cpp_compile Compile and Execute Partition
///
/// In the real case, users like framework should provide device information
/// at this stage. But in this example, we just use a self-defined device to
/// simulate the real behavior.
///
/// Create a #dnnl::graph::allocator with two user-defined
/// #dnnl_graph_sycl_allocate_f and #dnnl_graph_sycl_deallocate_f
/// call-back functions.
/// @snippet sycl_getting_started.cpp Create allocator
//[Create allocator]
allocator alloc = sycl_interop::make_allocator(
sycl_malloc_wrapper, sycl_free_wrapper);
//[Create allocator]
/// Define SYCL queue (code outside of oneDNN graph)
/// @snippet sycl_getting_started.cpp Define sycl queue
//[Define sycl queue]
sycl::queue q = (ekind == engine::kind::gpu)
? sycl::queue(
sycl::gpu_selector_v, sycl::property::queue::in_order {})
: sycl::queue(
sycl::cpu_selector_v, sycl::property::queue::in_order {});
//[Define sycl queue]
/// Create a #dnnl::engine based on SYCL device and context. Also,
/// set a user-defined #dnnl::graph::allocator to this engine.
///
/// @snippet sycl_getting_started.cpp Create engine
//[Create engine]
dnnl::engine eng = sycl_interop::make_engine_with_allocator(
q.get_device(), q.get_context(), alloc);
//[Create engine]
/// Create a #dnnl::stream on the given engine
///
/// @snippet sycl_getting_started.cpp Create stream
//[Create stream]
dnnl::stream strm = dnnl::sycl_interop::make_stream(eng, q);
//[Create stream]
// Mapping from logical tensor id to output tensors
// used to the connection relationship between partitions (e.g partition 0's
// output tensor is fed into partition 1)
std::unordered_map<size_t, tensor> global_outputs_ts_map;
// Memory buffers bound to the partition input/output tensors
// that helps manage the lifetime of these tensors
std::vector<std::shared_ptr<void>> data_buffer;
// Mapping from id to queried logical tensor from compiled partition
// used to record the logical tensors that are previously enabled with
// ANY layout
std::unordered_map<size_t, logical_tensor> id_to_queried_logical_tensors;
// This is a helper function which helps decide which logical tensor is
// needed to be set with `dnnl::graph::logical_tensor::layout_type::any`
// layout.
// This function is not a part to Graph API, but similar logic is
// essential for Graph API integration to achieve best performance.
// Typically, users need implement the similar logic in their code.
std::unordered_set<size_t> ids_with_any_layout;
set_any_layout(partitions, ids_with_any_layout);
// Mapping from logical tensor id to the concrete shapes.
// In practical usage, concrete shapes and layouts are not given
// until compilation stage, hence need this mapping to mock the step.
std::unordered_map<size_t, dims> concrete_shapes {{0, conv0_input_dims},
{1, conv0_weight_dims}, {3, conv0_bias_dims},
{6, conv1_weight_dims}, {8, conv1_bias_dims}};
// Compile and execute the partitions, including the following steps:
//
// 1. Update the input/output logical tensors with concrete shape and layout
// 2. Compile the partition
// 3. Update the output logical tensors with queried ones after compilation
// 4. Allocate memory and bind the data buffer for the partition
// 5. Execute the partition
//
// Although they are not part of the APIs, these steps are essential for
// the integration of Graph API., hence users need to implement similar
// logic.
for (const auto &partition : partitions) {
if (!partition.is_supported()) {
std::cout << "sycl_get_started: Got unsupported partition, users "
"need handle the operators by themselves."
<< std::endl;
continue;
}
std::vector<logical_tensor> inputs = partition.get_input_ports();
std::vector<logical_tensor> outputs = partition.get_output_ports();
// Update input logical tensors with concrete shape and layout
for (auto &input : inputs) {
const auto id = input.get_id();
// If the tensor is an output of another partition,
// use the cached logical tensor
if (id_to_queried_logical_tensors.find(id)
!= id_to_queried_logical_tensors.end())
input = id_to_queried_logical_tensors[id];
else
// Create logical tensor with strided layout
input = logical_tensor {id, input.get_data_type(),
concrete_shapes[id], layout_type::strided};
}
// Update output logical tensors with concrete shape and layout
for (auto &output : outputs) {
const auto id = output.get_id();
output = logical_tensor {id, output.get_data_type(),
DNNL_GRAPH_UNKNOWN_NDIMS, // set output dims to unknown
ids_with_any_layout.count(id) ? layout_type::any
: layout_type::strided};
}
/// Compile the partition to generate compiled partition with the
/// input and output logical tensors.
///
/// @snippet sycl_getting_started.cpp Compile partition
//[Compile partition]
compiled_partition cp = partition.compile(inputs, outputs, eng);
//[Compile partition]
// Update output logical tensors with queried one
for (auto &output : outputs) {
const auto id = output.get_id();
output = cp.query_logical_tensor(id);
id_to_queried_logical_tensors[id] = output;
}
// Allocate memory for the partition, and bind the data buffers with
// input and output logical tensors
std::vector<tensor> inputs_ts, outputs_ts;
allocate_sycl_graph_mem(inputs_ts, inputs, data_buffer,
global_outputs_ts_map, q, eng, /*is partition input=*/true);
allocate_sycl_graph_mem(outputs_ts, outputs, data_buffer,
global_outputs_ts_map, q, eng,
/*is partition input=*/false);
/// Execute the compiled partition on the specified stream.
///
/// @snippet sycl_getting_started.cpp Execute compiled partition
//[Execute compiled partition]
sycl_interop::execute(cp, strm, inputs_ts, outputs_ts);
//[Execute compiled partition]
}
// wait for all compiled partition's execution finished
strm.wait();
/// @page graph_sycl_getting_started_cpp
///
std::cout << "Graph:" << std::endl
<< " [conv0_src] [conv0_wei]" << std::endl
<< " \\ /" << std::endl
<< " conv0" << std::endl
<< " \\ [conv0_bias_src1]" << std::endl
<< " \\ /" << std::endl
<< " conv0_bias_add" << std::endl
<< " |" << std::endl
<< " relu0" << std::endl
<< " \\ [conv1_wei]" << std::endl
<< " \\ /" << std::endl
<< " conv1" << std::endl
<< " \\ [conv1_bias_src1]" << std::endl
<< " \\ /" << std::endl
<< " conv1_bias_add" << std::endl
<< " |" << std::endl
<< " relu1" << std::endl
<< " |" << std::endl
<< " [relu_dst]" << std::endl
<< "Note:" << std::endl
<< " '[]' represents a logical tensor, which refers to "
"inputs/outputs of the graph. "
<< std::endl;
}
int main(int argc, char **argv) {
engine::kind ekind = parse_engine_kind(argc, argv);
return handle_example_errors(sycl_getting_started_tutorial, ekind);
}
|