1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
|
/*
* <vectors.S>
*
* Sparc V9 Trap Table(s) with SpitFire/Cheetah extensions.
*
* Copyright (C) 1996, 2001 David S. Miller (davem@caip.rutgers.edu)
*
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License
* version 2 as published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program; if not, write to the Free Software
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
* MA 02110-1301, USA.
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License V2
* as published by the Free Software Foundation
*/
#define __ASSEMBLY
#include "psr.h"
#include "asm/asi.h"
#define SER_ADDR5 0x71100004
#define SER_ADDR10 0xf1100004
.section ".text.vectors", "ax"
.align 4 /* Should be 16384, but alignment is handled by the ldscript */
/* Sparc32 trap table */
.globl trap_table, t_zero, t_wovf, t_wunf, __divide_error
trap_table:
#define WINDOW_SPILL \
rd %psr, %l0; rd %wim, %l3; b spill_window_entry; nop;
#define WINDOW_FILL \
rd %psr, %l0; rd %wim, %l3; b fill_window_entry; nop;
#define BTRAP(lvl) ba bug; mov lvl, %g1; nop; nop;
#define BTRAPS(x) BTRAP(x) BTRAP(x+1) BTRAP(x+2) BTRAP(x+3) BTRAP(x+4) BTRAP(x+5) BTRAP(x+6) BTRAP(x+7)
#define TRAP_ENTRY_INTERRUPT(int_level) \
sethi %hi(irq_entry ## int_level), %l7; \
or %l7, %lo(irq_entry ## int_level), %l7; \
jmp %l7; \
nop
t_zero: b entry; nop; nop; nop;
BTRAP(0x1) BTRAP(0x2) BTRAP(0x3) BTRAP(0x4)
t_wovf: WINDOW_SPILL /* Window Overflow */
t_wunf: WINDOW_FILL /* Window Underflow */
BTRAP(0x7)
BTRAPS(0x8)
#if 0
BAD_TRAP(0x10)
t_irq1: TRAP_ENTRY_INTERRUPT(1) /* IRQ Software/SBUS Level 1 */
t_irq2: TRAP_ENTRY_INTERRUPT(2) /* IRQ SBUS Level 2 */
t_irq3: TRAP_ENTRY_INTERRUPT(3) /* IRQ SCSI/DMA/SBUS Level 3 */
t_irq4: TRAP_ENTRY_INTERRUPT(4) /* IRQ Software Level 4 */
t_irq5: TRAP_ENTRY_INTERRUPT(5) /* IRQ SBUS/Ethernet Level 5 */
t_irq6: TRAP_ENTRY_INTERRUPT(6) /* IRQ Software Level 6 */
t_irq7: TRAP_ENTRY_INTERRUPT(7) /* IRQ Video/SBUS Level 5 */
t_irq8: TRAP_ENTRY_INTERRUPT(8) /* IRQ SBUS Level 6 */
t_irq9: TRAP_ENTRY_INTERRUPT(9) /* IRQ SBUS Level 7 */
t_irq10: TRAP_ENTRY_INTERRUPT(10) /* IRQ Timer #1 (one we use) */
t_irq11: TRAP_ENTRY_INTERRUPT(11) /* IRQ Floppy Intr. */
t_irq12: TRAP_ENTRY_INTERRUPT(12) /* IRQ Zilog serial chip */
t_irq13: TRAP_ENTRY_INTERRUPT(13) /* IRQ Audio Intr. */
t_irq14: TRAP_ENTRY_INTERRUPT(14) /* IRQ Timer #2 */
t_nmi: BAD_TRAP(0x1f) /* Level 15 (NMI) */
#else
BTRAPS(0x10)
BTRAP(0x18) BTRAP(0x19)
t_irq10: TRAP_ENTRY_INTERRUPT(10) /* IRQ Timer #1 (one we use) */
BTRAP(0x1b) BTRAP(0x1c) BTRAP(0x1d)
t_irq14: TRAP_ENTRY_INTERRUPT(14) /* IRQ Timer #2 */
BTRAP(0x1f)
#endif
BTRAPS(0x20) BTRAPS(0x28)
BTRAPS(0x30) BTRAPS(0x38)
BTRAPS(0x40) BTRAPS(0x48)
BTRAPS(0x50) BTRAPS(0x58)
BTRAPS(0x60) BTRAPS(0x68)
BTRAPS(0x70) BTRAPS(0x78)
BTRAPS(0x80) BTRAPS(0x88)
BTRAPS(0x90) BTRAPS(0x98)
BTRAPS(0xa0) BTRAPS(0xa8)
BTRAPS(0xb0) BTRAPS(0xb8)
BTRAPS(0xc0) BTRAPS(0xc8)
BTRAPS(0xd0) BTRAPS(0xd8)
BTRAPS(0xe0) BTRAPS(0xe8)
BTRAPS(0xf0) BTRAPS(0xf8)
.section ".text", "ax"
.align 4
__divide_error:
bug:
/* Dump the exception and its context */
! Set up CPU state
rd %psr, %g2
andn %g2, PSR_ET, %g2
wr %g2, %psr
! Disable mmu, re-enable boot mode
set _start, %g3
set dump_exception, %g2
sub %g2, %g3, %g3
set 3 << 13, %g2
jmp %g3
sta %g2, [%g0] ASI_M_MMUREGS
outstr:
/* void outstr (unsigned long port5, unsigned long port10,
* const unsigned char *str);
* Writes a string on an IO port.
*/
1: lduba [%o2] ASI_M_KERNELTXT, %o3
cmp %o3, 0
be 2f
nop
stba %o3, [%o0] ASI_M_BYPASS
stba %o3, [%o1] ASI_M_CTL
b 1b
inc %o2
2: retl
nop
outhex:
/* void outhex (unsigned long port5, unsigned long port10,
* uint32_t value);
* Dumps a 32 bits hex number on serial port
*/
mov %o2, %o4
set 28, %o3
srl %o4, %o3, %o2
1: and %o2, 0xf, %o2
cmp %o2, 9
bgt 2f
nop
b 3f
add %o2, '0', %o2
2: add %o2, 'a' - 10, %o2
3: stba %o2, [%o0] ASI_M_BYPASS
stba %o2, [%o1] ASI_M_CTL
subcc %o3, 4, %o3
bge 1b
srl %o4, %o3, %o2
retl
nop
/* void dump_exception ();
*
* Dump a message when catching an exception
*/
dump_exception:
set SER_ADDR5 + 2, %o0
set SER_ADDR10 + 2, %o1
set (_BUG_message_0), %o2
call outstr
nop
call outhex
mov %g1, %o2
set (_BUG_message_1), %o2
call outstr
nop
call outhex
mov %l1, %o2
set (_BUG_message_2), %o2
call outstr
nop
call outhex
mov %l2, %o2
set (_BUG_message_3), %o2
call outstr
nop
_forever:
/* Loop forever */
b _forever ;
nop
irq_entry10:
sethi %hi(counter_regs), %l7
ld [%l7 + %lo(counter_regs)], %l7
sethi 0x10000, %l6
ld [%l7 + %l6], %g0
jmp %l1
rett %l2
irq_entry14:
sethi %hi(counter_regs), %l7
ld [%l7 + %lo(counter_regs)], %l7
ld [%l7], %g0
jmp %l1
rett %l2
/* Register window handlers */
#include "wof.S"
#include "wuf.S"
.section .rodata
_BUG_message_0:
.string "Unhandled Exception 0x"
_BUG_message_1:
.string "\r\nPC = 0x"
_BUG_message_2:
.string " NPC = 0x"
_BUG_message_3:
.string "\r\nStopping execution\r\n"
|
