1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
|
/*
* Purpose: Low level routines for M Audio Revolution 7.1
*/
/*
*
* This file is part of Open Sound System.
*
* Copyright (C) 4Front Technologies 1996-2008.
*
* This this source file is released under GPL v2 license (no other versions).
* See the COPYING file included in the main directory of this source
* distribution for the license terms and conditions.
*
*/
#include "oss_envy24ht_cfg.h"
#include "spdif.h"
#include "envy24ht.h"
#define BIT(x) (1<<(x))
#define CCLK (1<<1)
#define CDIN (1<<2) /* Currently not connected */
#define CDTI (1<<3)
#define CSDIG (1<<4)
#define CSN1 (1<<5)
#define CSN2 (1<<6)
#define WRITEMASK (CSN1|CSN2|CDTI|CCLK)
#define DAC1 0x01 /* 2ch Front DAC (AK4381) */
#define DAC2 0x03 /* 6ch Surround DAC (AK4355) */
static void
writereg (envy24ht_devc * devc, int csn, int chip, unsigned char reg,
unsigned char val)
{
int i;
unsigned short v, tmp;
tmp = INW (devc->osdev, devc->ccs_base + 0x14) & ~(csn | CCLK | CDTI);
OUTW (devc->osdev, tmp, devc->ccs_base + 0x14);
reg = (reg & 0x1f) | 0x20 | (chip << 6); /* Chip address (variable), write */
/* Address bits */
for (i = 7; i >= 0; i--)
{
v = (reg & (1 << i)) ? CDTI : 0;
OUTW (devc->osdev, v | tmp, devc->ccs_base + 0x14); /* Tack */
OUTW (devc->osdev, v | CCLK | tmp, devc->ccs_base + 0x14); /* Tick */
}
/* Data bits */
for (i = 7; i >= 0; i--)
{
v = (val & (1 << i)) ? CDTI : 0;
OUTW (devc->osdev, v | tmp, devc->ccs_base + 0x14); /* Tack */
OUTW (devc->osdev, v | CCLK | tmp, devc->ccs_base + 0x14); /* Tick */
}
OUTW (devc->osdev, v | tmp, devc->ccs_base + 0x14); /* Tack */
OUTW (devc->osdev, tmp | csn | CDTI | CCLK, devc->ccs_base + 0x14); /* Release */
}
static void
writedac1 (envy24ht_devc * devc, unsigned char reg, unsigned char data)
{
writereg (devc, CSN1, DAC1, reg, data);
devc->dac1val[reg] = data;
}
static void
writedac2 (envy24ht_devc * devc, unsigned char reg, unsigned char data)
{
writereg (devc, CSN2, DAC2, reg, data);
devc->dac2val[reg] = data;
}
static void
revo71_mute (envy24ht_devc * devc, int mute)
{
if (mute)
{
writedac1 (devc, 1, devc->dac1val[1] | BIT (0));
writedac2 (devc, 1, devc->dac2val[1] | BIT (1));
oss_udelay (1000);
/* OUTB (devc->osdev, INB (devc->osdev, devc->ccs_base + 0x1e) & ~BIT(22-16), */
/* devc->ccs_base + 0x1e); */
}
else
{
/* OUTB (devc->osdev, INB (devc->osdev, devc->ccs_base + 0x1e) | ~BIT(22-16), */
/* devc->ccs_base + 0x1e); */
oss_udelay (1000);
writedac1 (devc, 1, devc->dac1val[1] & ~BIT (0));
writedac2 (devc, 1, devc->dac2val[1] & ~BIT (1));
}
}
static void
revo71_card_init (envy24ht_devc * devc)
{
int i;
OUTL (devc->osdev, WRITEMASK | 0x400000, devc->ccs_base + 0x18); /* GPIO direction */
OUTW (devc->osdev, ~WRITEMASK, devc->ccs_base + 0x16); /* GPIO write mask */
OUTB (devc->osdev, 0x40, devc->ccs_base + 0x1f);
OUTW (devc->osdev, WRITEMASK, devc->ccs_base + 0x14); /* Initial bit state */
OUTB (devc->osdev, 0xff, devc->ccs_base + 0x1a); /* GPIO direction for bits 16:22 */
OUTB (devc->osdev, 0x00, devc->ccs_base + 0x1f); /* GPIO mask for bits 16:22 */
OUTB (devc->osdev, 0xff, devc->ccs_base + 0x1e); /* GPIO data for bits 16:22 */
#if 0
for (i = 0; i < 7; i++)
{
OUTW (devc->osdev, 1 << i, devc->ccs_base + 0x14); /* Test bit */
OUTW (devc->osdev, 0, devc->ccs_base + 0x14); /* Test bit */
}
#endif
OUTW (devc->osdev, WRITEMASK, devc->ccs_base + 0x14); /* Initial bit state */
oss_udelay (10);
revo71_mute (devc, 1);
/*
* Init front DAC (AK4381)
*/
writedac1 (devc, 0x00, 0x0c);
writedac1 (devc, 0x01, 0x03);
writedac1 (devc, 0x02, 0x00);
writedac1 (devc, 0x03, 0xff); /* Initial volume */
writedac1 (devc, 0x04, 0xff); /* Initial volume */
writedac1 (devc, 0x00, 0x0f);
/*
* Init surround DAC (AK4355)
*/
writedac2 (devc, 0x01, 0x02);
writedac2 (devc, 0x00, 0x06);
oss_udelay (10);
writedac2 (devc, 0x02, 0x0e);
writedac2 (devc, 0x03, 0x01);
for (i = 4; i < 10; i++)
writedac2 (devc, i, 0xff); /* Initial volumes */
writedac2 (devc, 0x0a, 0x00);
writedac2 (devc, 0x01, 0x01);
revo71_mute (devc, 0);
}
static void
revo71_set_rate (envy24ht_devc * devc)
{
int rate = devc->speed, i;
unsigned char tmp;
if (devc->speed == devc->prev_speed)
return;
devc->prev_speed = devc->speed;
revo71_mute (devc, 1);
/* Pulse the PRST# signal to reset converters */
OUTB (devc->osdev, INB (devc->osdev, devc->mt_base + 0x05) | 0x80,
devc->mt_base + 0x05);
oss_udelay (5000);
OUTB (devc->osdev, INB (devc->osdev, devc->mt_base + 0x05) & ~0x80,
devc->mt_base + 0x05);
oss_udelay (5000);
tmp = 0x03;
if (rate <= 48000)
tmp |= 0x00;
else
{
if (rate <= 96000)
tmp |= 0x04;
else
tmp |= 0x08;
}
/* Front DAC */
writedac1 (devc, 0, 0x0c);
writedac1 (devc, 1, tmp);
writedac1 (devc, 2, 0x00);
writedac1 (devc, 3, devc->dac1val[3]);
writedac1 (devc, 4, devc->dac1val[4]);
writedac1 (devc, 0, 0x0f);
/* Surround DAC */
writedac2 (devc, 1, 0x02);
writedac2 (devc, 0, 0x06);
tmp = 0x0e;
if (devc->speed > 60000)
{
if (devc->speed > 120000)
tmp |= 0x20;
else
tmp |= 0x10;
}
writedac2 (devc, 2, tmp);
writedac2 (devc, 3, 0x01);
for (i = 4; i < 10; i++)
writedac2 (devc, i, devc->dac2val[i]);
writedac2 (devc, 0xa, 0x00);
writedac2 (devc, 1, 0x03);
revo71_mute (devc, 0);
}
static int
revo71_set_akm (int dev, int ctrl, unsigned int cmd, int value)
{
envy24ht_devc *devc = mixer_devs[dev]->hw_devc;
if (cmd == SNDCTL_MIX_READ)
{
if (ctrl < 0 || ctrl > 4)
return OSS_EIO;
return devc->gains[ctrl];
}
if (cmd == SNDCTL_MIX_WRITE)
{
int left, right;
left = value & 0xff;
right = (value >> 8) & 0xff;
switch (ctrl)
{
case 0: /* Front */
writedac1 (devc, 0x03, left);
writedac1 (devc, 0x04, right);
break;
case 1: /* Rear */
writedac2 (devc, 0x06, left);
writedac2 (devc, 0x07, right);
break;
case 2: /* Center */
writedac2 (devc, 0x04, left);
right = left;
break;
case 3: /* LFE */
writedac2 (devc, 0x05, left);
right = left;
break;
case 4: /* Surround */
writedac2 (devc, 0x08, left);
writedac2 (devc, 0x09, right);
break;
default:
return OSS_EINVAL;
}
value = left | (right << 8);
return devc->gains[ctrl] = value;
}
return OSS_EINVAL;
}
static int
revo71_mixer_init (envy24ht_devc * devc, int dev, int group)
{
int i, err;
for (i = 0; i < 6; i++)
devc->gains[i] = 0xffff;
if ((group = mixer_ext_create_group (dev, 0, "ENVY24HT_GAIN")) < 0)
return group;
if ((err = mixer_ext_create_control (dev, group,
0, revo71_set_akm,
MIXT_STEREOSLIDER,
"GAIN_FRONT", 255,
MIXF_READABLE | MIXF_WRITEABLE)) < 0)
return err;
if ((err = mixer_ext_create_control (dev, group,
1, revo71_set_akm,
MIXT_STEREOSLIDER,
"GAIN_REAR", 255,
MIXF_READABLE | MIXF_WRITEABLE)) < 0)
return err;
if ((err = mixer_ext_create_control (dev, group,
2, revo71_set_akm,
MIXT_MONOSLIDER,
"GAIN_CENTER", 255,
MIXF_READABLE | MIXF_WRITEABLE)) < 0)
return err;
if ((err = mixer_ext_create_control (dev, group,
3, revo71_set_akm,
MIXT_MONOSLIDER,
"GAIN_LFE", 255,
MIXF_READABLE | MIXF_WRITEABLE)) < 0)
return err;
if ((err = mixer_ext_create_control (dev, group,
4, revo71_set_akm,
MIXT_STEREOSLIDER,
"GAIN_surround", 255,
MIXF_READABLE | MIXF_WRITEABLE)) < 0)
return err;
return 0;
}
envy24ht_auxdrv_t envy24ht_revo71_auxdrv = {
revo71_card_init,
revo71_mixer_init,
revo71_set_rate,
NULL,
NULL,
NULL, /* revo71_private1 */
};
|
