File: rules.inc

package info (click to toggle)
pcb 20091103-2
  • links: PTS, VCS
  • area: main
  • in suites: squeeze
  • size: 21,568 kB
  • ctags: 13,286
  • sloc: ansic: 112,778; sh: 6,245; yacc: 5,035; pascal: 4,086; makefile: 1,425; perl: 560; lex: 432; awk: 158; tcl: 63; xml: 20
file content (53 lines) | stat: -rw-r--r-- 996 bytes parent folder | download | duplicates (2)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
#
#   $Id$
#
#   design rule definitions --
#   tune design rules here
#
#   revisions:
#   Oct 12 2002 - Egil Kvaleberg <egil@kvaleberg.no>
#   Initial version
#
#   NOTE: The HOLE specification is the diameter of the finished hole.
#         For through-hole plated PCBs, the actual drill dimension will be
#         be larger. How much depends on process parameters
#

#
#  pads for comopnents with thin pins (e.g TO92)
#
define(`rPAD1',    50)
define(`rHOLE1',   24)

#
#  pads for components on 100mil pitch
#  hole 2 for ICs etc
#  hole 2c for headers etc. with square pins
#
#  NOTE: rPAD2 should really be 62mil
#
define(`rPAD2',    60)
define(`rHOLE2',   28)
define(`rHOLE2c',  40)

#
#  pads for larger transistors
#
define(`rPAD3',    80 )
define(`rHOLE3',   50)

#
#  3mm pads for mounting
#  BUG: drill is bad
#
define(`rPAD4',    120)
define(`rHOLE4',   80)

#
#  standard silkscreen line
#  thin, fat, fatter
#
define(`rSILK',    10)
define(`rSILK2',   20)
define(`rSILK3',   30)