1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
|
/* @(#)lcb29k.h 5.18 93/07/30 16:39:53, Srini, AMD. */
/******************************************************************************
* Copyright 1992 Advanced Micro Devices, Inc.
*
* This software is the property of Advanced Micro Devices, Inc (AMD) which
* specifically grants the user the right to modify, use and distribute this
* software provided this notice is not removed or altered. All other rights
* are reserved by AMD.
*
* AMD MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS
* SOFTWARE. IN NO EVENT SHALL AMD BE LIABLE FOR INCIDENTAL OR CONSEQUENTIAL
* DAMAGES IN CONNECTION WITH OR ARISING FROM THE FURNISHING, PERFORMANCE, OR
* USE OF THIS SOFTWARE.
*
* So that all may benefit from your experience, please report any problems
* or suggestions about this software to the 29K Technical Support Center at
* 800-29-29-AMD (800-292-9263) in the USA, or 0800-89-1131 in the UK, or
* 0031-11-1129 in Japan, toll free. The direct dial number is 512-462-4118.
*
* Advanced Micro Devices, Inc.
* 29K Systems Engineering
* Mail Stop 573
* 5204 E. Ben White Blvd.
* Austin, TX 78741
* 800-292-9263
* 29k-support@AMD.COM
*****************************************************************************
* Engineer: Srini Subramanian.
****************************************************************************
** This file defines values used in accessing the LCB29K (Low
** Cost Board 29K) or "squirt" board from YARC.
****************************************************************************
*/
/* Control Port Register (PC_port_base+0) */
#define LCB29K_RST 0x80 /* 0=Reset, 1=Run */
#define LCB29K_CLRINPC 0x40 /* Clear PC Interrupt (write only) */
#define LCB29K_INTEN 0x20 /* Enable interrupts */
#define LCB29K_WEN 0x10 /* Window Enable */
#define LCB29K_INT29 0x08 /* Interrupt 29000 (write only) */
#define LCB29K_INTPC 0x08 /* Interrupt PC (write only) */
#define LCB29K_FLAG 0x04 /* Flag */
#define LCB29K_COPDIN 0x02 /* EEPROM Data in */
#define LCB29K_COPSK 0x01 /* EEPROM Clock in */
/* Address Register (PC_port_base+2) */
#define LCB29K_I_MEM 0x00 /* Set window to Instruction Memory */
#define LCB29K_D_MEM 0x80 /* Set window to Data Memory */
/*
** Shared memory definitions
*/
/*
** The "anchors" defined below represent addresses in the Am29000
** data memory space. At these addresses are pointers to shared
** memory buffers.
*/
#define LCB29K_RECV_BUF_PTR 0x80000400 /* Host receive buffer pointer */
#define LCB29K_SEND_BUF 0x80000404 /* Host send buffer */
|
