1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47
|
define i32 @_Z14_cl_atomic_incPU3AS1Vi(i32 addrspace(1)* %ptr) {
entry:
%0 = atomicrmw add i32 addrspace(1)* %ptr, i32 1 monotonic
ret i32 %0
}
define i32 @_Z14_cl_atomic_incPU3AS1Vj(i32 addrspace(1)* %ptr) {
entry:
%0 = atomicrmw add i32 addrspace(1)* %ptr, i32 1 monotonic
ret i32 %0
}
define i32 @_Z14_cl_atomic_incPU3AS3Vi(i32 addrspace(3)* %ptr) {
entry:
%0 = atomicrmw add i32 addrspace(3)* %ptr, i32 1 monotonic
ret i32 %0
}
define i32 @_Z14_cl_atomic_incPU3AS3Vj(i32 addrspace(3)* %ptr) {
entry:
%0 = atomicrmw add i32 addrspace(3)* %ptr, i32 1 monotonic
ret i32 %0
}
define i64 @_Z14_cl_atomic_incPU3AS1Vl(i64 addrspace(1)* %ptr) {
entry:
%0 = atomicrmw add i64 addrspace(1)* %ptr, i64 1 monotonic
ret i64 %0
}
define i64 @_Z14_cl_atomic_incPU3AS1Vm(i64 addrspace(1)* %ptr) {
entry:
%0 = atomicrmw add i64 addrspace(1)* %ptr, i64 1 monotonic
ret i64 %0
}
define i64 @_Z14_cl_atomic_incPU3AS3Vl(i64 addrspace(3)* %ptr) {
entry:
%0 = atomicrmw add i64 addrspace(3)* %ptr, i64 1 monotonic
ret i64 %0
}
define i64 @_Z14_cl_atomic_incPU3AS3Vm(i64 addrspace(3)* %ptr) {
entry:
%0 = atomicrmw add i64 addrspace(3)* %ptr, i64 1 monotonic
ret i64 %0
}
|