1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
|
define i32 @_Z14_cl_atomic_decPU3AS1Vi(ptr addrspace(1) %ptr) {
entry:
%0 = atomicrmw sub ptr addrspace(1) %ptr, i32 1 monotonic
ret i32 %0
}
define i32 @_Z14_cl_atomic_decPU3AS1Vj(ptr addrspace(1) %ptr) {
entry:
%0 = atomicrmw sub ptr addrspace(1) %ptr, i32 1 monotonic
ret i32 %0
}
define i32 @_Z14_cl_atomic_decPU3AS3Vi(ptr addrspace(3) %ptr) {
entry:
%0 = atomicrmw sub ptr addrspace(3) %ptr, i32 1 monotonic
ret i32 %0
}
define i32 @_Z14_cl_atomic_decPU3AS3Vj(ptr addrspace(3) %ptr) {
entry:
%0 = atomicrmw sub ptr addrspace(3) %ptr, i32 1 monotonic
ret i32 %0
}
define i64 @_Z14_cl_atomic_decPU3AS1Vl(ptr addrspace(1) %ptr) {
entry:
%0 = atomicrmw sub ptr addrspace(1) %ptr, i64 1 monotonic
ret i64 %0
}
define i64 @_Z14_cl_atomic_decPU3AS1Vm(ptr addrspace(1) %ptr) {
entry:
%0 = atomicrmw sub ptr addrspace(1) %ptr, i64 1 monotonic
ret i64 %0
}
define i64 @_Z14_cl_atomic_decPU3AS3Vl(ptr addrspace(3) %ptr) {
entry:
%0 = atomicrmw sub ptr addrspace(3) %ptr, i64 1 monotonic
ret i64 %0
}
define i64 @_Z14_cl_atomic_decPU3AS3Vm(ptr addrspace(3) %ptr) {
entry:
%0 = atomicrmw sub ptr addrspace(3) %ptr, i64 1 monotonic
ret i64 %0
}
|
