1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527
|
(*
Copyright David C. J. Matthews 2016-19
This library is free software; you can redistribute it and/or
modify it under the terms of the GNU Lesser General Public
License version 2.1 as published by the Free Software Foundation.
This library is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
Lesser General Public License for more details.
You should have received a copy of the GNU Lesser General Public
License along with this library; if not, write to the Free Software
Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
*)
functor X86PushRegisters(
structure ICODE: ICodeSig
structure INTSET: INTSETSIG
structure IDENTIFY: X86IDENTIFYREFSSIG
sharing ICODE.Sharing = IDENTIFY.Sharing = INTSET
) : X86PUSHREGISTERSIG
=
struct
open ICODE
open INTSET
open IDENTIFY
(* Curried subscript functions *)
fun asub a i = Array.sub(a, i)
and vsub v i = Vector.sub(v, i)
exception InternalError = Misc.InternalError
(* Each preg in the input is mapped to either a new preg or the stack. *)
datatype pregMapType = Unset | ToPReg of preg | ToStack of int * stackLocn
(* The stack contains both entries in the input code and entries added here.
It is really used to ensure that the stack at run time is the same size
at the start of a block whichever block has jumped to it. *)
datatype stackEntry =
NewEntry of {pregNo: int} (* pregNo is the original preg that has been pushed here. *)
| OriginalEntry of { stackLoc: stackLocn }
| HandlerEntry
fun addRegisterPushes{code: extendedBasicBlock vector, pushVec: bool vector, pregProps, firstPass} =
let
val maxPRegs = Vector.length pregProps
val numberOfBlocks = Vector.length code
(* Output registers and properties. *)
val pregCounter = ref 0
val pregPropList = ref []
val pregMap = Array.array(maxPRegs, Unset)
(* Cache registers. *)
datatype cacheType =
CacheStack of { rno: int }(* Original preg or stack loc. *)
(* Cache memory location. This allows for general base/index/offset addressing
but currently we only cache either NoMemIndex or ObjectIndex. *)
| CacheMemory of { base: preg, offset: int, index: memoryIndex }
(* CacheTagged is used if we tag a value to see if we can use the
original untagged value somewhere. *)
| CacheTagged of { reg: preg, isSigned: bool, opSize: opSize }
(* CacheFloat is used if we tag a float (Real32.real).
Double-precision reals (Real.real) are handled as CacheMemory *)
| CacheFloat of { reg: preg }
local
(* The number of active cache entries is likely to be small and is
at most proportional to the number of instructions in the block.
Any function call will clear it.
For memory entries we need to know if the value is tagged and
what kind of move we're using.
Stack entries always will be tagged and MoveWord. *)
val cache: {cacheFor: cacheType, cacheReg: preg, isTagged: bool, kind: moveKind } list ref = ref []
fun isStack n {cacheFor, ...} = cacheFor = CacheStack{rno = n}
and isMemory (r, off, index) {cacheFor, ...} = cacheFor = CacheMemory {base = r, offset = off, index=index}
and isTagCache(r, s, os) {cacheFor, ...} = cacheFor = CacheTagged{reg = r, isSigned = s, opSize = os}
and isFloatCache r {cacheFor, ...} = cacheFor =CacheFloat{reg = r }
fun findCache f = List.find f (! cache)
fun removeCache f = cache := List.filter (not o f) (! cache)
in
fun clearCache() = cache := []
fun findCachedStack n = Option.map (#cacheReg) (findCache (isStack n))
and findCachedMemory (r, off, index, kind) =
(
case findCache(isMemory (r, off, index)) of
SOME {cacheReg, isTagged, kind=cacheKind, ...} =>
(* Must check the size of the operand. In particular we could have loaded the low order
32-bits in 32-in-64 but later want all 64-bits because it's a large-word. See Test182. *)
if kind = cacheKind
then SOME (cacheReg, isTagged, kind)
else NONE
| NONE => NONE
)
and findCachedTagged (r, s, os) = Option.map #cacheReg (findCache(isTagCache (r, s, os)))
and findCachedFloat r = Option.map #cacheReg (findCache(isFloatCache r))
fun removeStackCache n = removeCache (isStack n)
and removeMemoryCache (r, off, index) = removeCache (isMemory (r, off, index))
and removeTagCache (r, s, os) = removeCache (isTagCache (r, s, os))
and removeFloatCache r = removeCache (isFloatCache r)
fun clearMemoryCache() =
cache := List.filter(fn {cacheFor=CacheMemory _,...} => false | _ => true) (!cache)
fun setStackCache(n, new) =
(
removeStackCache n;
cache := {cacheFor=CacheStack{rno=n}, cacheReg=new, isTagged=true, kind=moveNativeWord} :: ! cache
)
and setMemoryCache(r, off, index, new, isTagged, kind) =
(
removeMemoryCache (r, off, index);
cache := {cacheFor=CacheMemory{base=r, offset=off, index=index}, cacheReg=new, isTagged=isTagged, kind=kind} :: ! cache
)
and setTagCache(r, s, os, new) =
(
removeTagCache (r, s, os);
cache := {cacheFor=CacheTagged{reg=r, isSigned=s, opSize=os}, cacheReg=new, isTagged=true, kind=moveNativeWord} :: ! cache
)
and setFloatCache(r, new) =
(
removeFloatCache r;
cache := {cacheFor=CacheFloat{reg=r}, cacheReg=new, isTagged=true, kind=MoveFloat} :: ! cache
)
fun getCache () = ! cache
(* Merge the cache states *)
fun setCommonCacheState [] = clearCache()
| setCommonCacheState [single] = cache := single
| setCommonCacheState (many as first :: rest) =
let
(* Generally we will either be unable to merge and have an empty cache or
will have just one or two entries. *)
(* Find the shortest. If it's empty we're done. *)
fun findShortest(_, [], _) = []
| findShortest(_, shortest, []) = shortest
| findShortest(len, shortest, hd::tl) =
let
val hdLen = length hd
in
if hdLen < len then findShortest(hdLen, hd, tl) else findShortest(len, shortest, tl)
end
val shortest = findShortest(length first, first, rest)
(* Find the item we're caching for. If it is in a different register we
can't use it. *)
fun findItem search (hd::tl) =
if #cacheFor hd = #cacheFor search then #cacheReg hd = #cacheReg search
else findItem search tl
| findItem _ [] = false
(* It's present if it's in all the sources. *)
fun present search = List.all(findItem search) many
val filtered =
List.foldl (fn (search, l) => if present search then search :: l else l) [] shortest
in
cache := filtered
end
end
val maxStack = ref 0
(* The stack size we've assumed for the block. Also indicates if
a block has already been processed. *)
val inputStackSizes =
Array.array(numberOfBlocks, NONE: {expectedInput:int, reqCC: bool} option)
(* The result of processing a block. *)
val blockOutput = Array.array(numberOfBlocks, {code=[], cache=[], stackCount=0})
(* Extra blocks to adjust the stack are added here. *)
val extraBlocks: basicBlock list ref = ref []
val blockCounter = ref numberOfBlocks
(* Get the blocks that are inputs for each one. *)
local
val blockRefs = Array.array(numberOfBlocks, [])
fun setReferences fromBlock =
let
val ExtendedBasicBlock{ flow, ...} = vsub code fromBlock
val refs = successorBlocks flow
fun setRefs toBlock =
let
val oldRefs = asub blockRefs toBlock
in
Array.update(blockRefs, toBlock, fromBlock :: oldRefs);
if null oldRefs
then setReferences toBlock
else ()
end
in
List.app setRefs refs
end
val () = setReferences 0
in
val blockRefs = blockRefs
end
(* Recursive scan of the blocks. For each block we produce an input and output state.
The input state is the output state of the predecessor i.e. some block that jumps to
this, but with any entries removed that are not used in this block. It is then
necessary to match the input state, if necessary by adding extra blocks that just
do the matching. *)
local
val haveProcessed = isSome o asub inputStackSizes
fun processBlocks toDo =
case List.filter (fn (n, _) => not(haveProcessed n)) toDo of
[] => () (* Nothing left to do *)
| stillToDo as head :: _ =>
let
(* Try to find a block all of whose predecessors have been processed. That
increases the chances that we will have cached items. *)
fun available(dest, _) = List.all haveProcessed (Array.sub(blockRefs, dest))
val (blockNo, lastOutputState) =
case List.find available stillToDo of
SOME c => c
| NONE => head
(* This is the first time we've come to this block. *)
val ExtendedBasicBlock{ block, flow, imports, passThrough, loopRegs, inCCState, initialStacks, ...} = vsub code blockNo
val requiresCC = isSome inCCState
(* Remove any items from the input state that are no longer needed for
this block. They could be local to the previous block or needed by
a different successor. Although the values in loopRegs are not
required the stack space is so that they can be updated. *)
fun removeItems(result as {stack=[], stackCount=0}) = result
| removeItems{stack=[], ...} = raise InternalError "removeItems - stack size"
| removeItems (thisStack as {stack=NewEntry{pregNo} :: rest, stackCount}) =
if member(pregNo, imports) orelse member(pregNo, passThrough) orelse member(pregNo, loopRegs)
then thisStack
else removeItems{stack=rest, stackCount=stackCount-1}
| removeItems (thisStack as {stack=OriginalEntry{stackLoc=StackLoc{rno, size}, ...} :: rest, stackCount}) =
if member(rno, initialStacks)
then thisStack
else removeItems{stack=rest, stackCount=stackCount-size}
| removeItems result = result
val {stackCount=newSp, stack=newStack} = removeItems lastOutputState
(* References to hold the current stack count (number of words on the stack)
and the list of items on the stack. The list is not used directly to map
stack addresses. Instead it is used to match the stack at the beginning
and end of a block. *)
val stackCount = ref newSp
val stack = ref newStack
(* Items from the stack that have been marked as deleted but not yet
removed. We only remove items from the top of the stack to avoid
quadratic behaviour with a very deep stack. *)
val deletedItems = ref []
(* Save the stack size in case we come by a different route. *)
val () = Array.update(inputStackSizes, blockNo, SOME{expectedInput=newSp, reqCC=requiresCC})
fun pushItemToStack item =
let
val size =
case item of
NewEntry _ => 1
| OriginalEntry{stackLoc=StackLoc{size, ...}, ...} => size
| HandlerEntry => 2
in
stackCount := ! stackCount+size;
stack := item :: ! stack;
maxStack := Int.max(!maxStack, !stackCount)
end
fun newPReg propKind =
let
val regNo = !pregCounter before pregCounter := !pregCounter + 1
val () = pregPropList := propKind :: !pregPropList
in
PReg regNo
end
and newStackLoc size =
let
val regNo = !pregCounter before pregCounter := !pregCounter + 1
val () = pregPropList := RegPropStack size :: !pregPropList
in
StackLoc{size=size, rno=regNo}
end
(* Map a source register. This always loads the argument. *)
fun mapSrcRegEx(PReg n) =
case Array.sub(pregMap, n) of
Unset => raise InternalError "mapSrcReg - unset"
| ToPReg preg => (preg, [], [])
| ToStack(stackLoc, container as StackLoc{size, ...}) =>
let
(* Make a new untagged register. That will prevent us pushing it if
we have to spill registers. *)
val newReg = newPReg RegPropUntagged
val sourceCache = findCachedStack n
val stackSource =
StackLocation{wordOffset= !stackCount-stackLoc-size, container=container, field=0, cache=sourceCache}
(* Because this is in a register we can copy it to a cache register. *)
val newCacheReg = newPReg RegPropCacheTagged
val () = setStackCache(n, newCacheReg)
in
(newReg,
[LoadArgument{source=stackSource, dest=newReg, kind=moveNativeWord}],
[CopyToCache{source=newReg, dest=newCacheReg, kind=moveNativeWord}])
end
fun mapSrcReg srcReg =
let
val (newReg, codePre, codePost) = mapSrcRegEx srcReg
in
(newReg, codePost @ codePre)
end
fun mapDestReg(PReg n) =
let
val currentLocation = Array.sub(pregMap, n)
val kind = Vector.sub(pregProps, n)
in
if Vector.sub(pushVec, n)
then
let
(* This should not have been seen before. *)
val _ = case currentLocation of Unset => () | _ => raise InternalError "mapDestReg - already set"
val newReg = newPReg kind
val newContainer = newStackLoc 1
val () = Array.update(pregMap, n, ToStack (!stackCount, newContainer))
val () = pushItemToStack(NewEntry{pregNo=n})
in
(newReg, [PushValue{arg=RegisterArgument newReg, container=newContainer}])
end
else
let
(* See if we already have a number for it. We may encounter the same preg
as a destination when returning the result from a conditional in which
case we have to use the same number. We shouldn't have pushed it. *)
val newReg =
case (currentLocation, kind) of
(Unset, _) =>
let
val newReg = newPReg kind
val () = Array.update(pregMap, n, ToPReg newReg)
in
newReg
end
| (ToPReg preg, RegPropMultiple) => preg
| _ => raise InternalError "mapDestReg - multiply defined non-merge reg"
in
(newReg, [])
end
end
(* A work register must be a normal register. *)
fun mapWorkReg(PReg n) =
let
val currentLocation = Array.sub(pregMap, n)
val _ = Vector.sub(pushVec, n) andalso raise InternalError "mapWorkReg - MustPush"
in
case currentLocation of
Unset =>
let
val kind = Vector.sub(pregProps, n)
val newReg = newPReg kind
val () = Array.update(pregMap, n, ToPReg newReg)
in
newReg
end
| ToPReg preg => preg
| ToStack _ => raise InternalError "mapWorkReg - on stack"
end
fun mapIndexEx(NoMemIndex) = (NoMemIndex, [], [])
| mapIndexEx(MemIndex1 r) =
let val (sreg, c1, c2) = mapSrcRegEx r in (MemIndex1 sreg, c1, c2) end
| mapIndexEx(MemIndex2 r) =
let val (sreg, c1, c2) = mapSrcRegEx r in (MemIndex2 sreg, c1, c2) end
| mapIndexEx(MemIndex4 r) =
let val (sreg, c1, c2) = mapSrcRegEx r in (MemIndex4 sreg, c1, c2) end
| mapIndexEx(MemIndex8 r) =
let val (sreg, c1, c2) = mapSrcRegEx r in (MemIndex8 sreg, c1, c2) end
| mapIndexEx(ObjectIndex) = (ObjectIndex, [], [])
fun mapIndex index =
let
val (newIndex, codePre, codePost) = mapIndexEx index
in
(newIndex, codePost @ codePre)
end
(* Adjust a stack offset from the old state to the new state. *)
fun mapContainerAndStack(StackLoc{rno, size}, field) =
let
val (newStackAddr, newContainer) =
case Array.sub(pregMap, rno) of
Unset => raise InternalError "mapContainer - unset"
| ToPReg _ => raise InternalError "mapContainer - ToPReg"
| ToStack stackContainer => stackContainer
val newOffset = !stackCount-(newStackAddr+size) + field
in
(newOffset, newContainer)
end
(* Add an entry for an existing stack entry. *)
fun mapDestContainer(StackLoc{rno, size}, locn) =
(
case Array.sub(pregMap, rno) of
Unset =>
let
val newContainer = newStackLoc size
val () = Array.update(pregMap, rno, ToStack(locn, newContainer))
in
newContainer
end
| _ => raise InternalError "mapDestContainer: already set"
)
fun mapSourceEx(RegisterArgument(PReg r), _) =
(
case Array.sub(pregMap, r) of
Unset => raise InternalError "mapSource - unset"
| ToPReg preg => (RegisterArgument preg, [], [])
| ToStack(stackLoc, container as StackLoc{size, ...}) =>
let
val sourceCache = findCachedStack r
val stackLoc =
StackLocation{wordOffset= !stackCount-stackLoc-size, container=container, field=0, cache=sourceCache}
(* If this is cached we need to make a new cache register and copy it there. *)
val cacheCode =
case sourceCache of
NONE => []
| SOME cacheR =>
let
val newCacheReg = newPReg RegPropCacheTagged
val () = setStackCache(r, newCacheReg)
in
[CopyToCache{source=cacheR, dest=newCacheReg, kind=moveNativeWord}]
end
in
(stackLoc, [], cacheCode)
end
)
| mapSourceEx(a as AddressConstant _, _) = (a, [], [])
| mapSourceEx(i as IntegerConstant _, _) = (i, [], [])
| mapSourceEx(MemoryLocation{base, offset, index, cache, ...}, kind) =
if (case index of NoMemIndex => true | ObjectIndex => true | _ => false)
then
let
val (baseReg, baseCodePre, baseCodePost) = mapSrcRegEx base
(* We can cache this if it is the first pass or if we have previously
cached it and we haven't marked it as pushed. *)
val newCache =
case cache of
NONE => if firstPass then findCachedMemory(base, offset, index, kind) else NONE
| SOME (PReg c) =>
if Vector.sub(pushVec, c)
then NONE (* We had marked this as to be pushed - we can't use a cache here. *)
else findCachedMemory(base, offset, index, kind)
val memLoc =
MemoryLocation{base=baseReg, offset=offset, index=index, cache=Option.map #1 newCache}
val cacheCode =
case newCache of
NONE => (removeMemoryCache(base, offset, index); [])
| SOME (oldCacheReg, isTagged, kind) =>
let
(* Set the cache kind. If this is the first pass we will have a
general or untagged register. *)
val cacheKind = if isTagged then RegPropCacheTagged else RegPropCacheUntagged
val newCacheReg = newPReg cacheKind
val () = setMemoryCache(base, offset, index, newCacheReg, isTagged, kind)
in
[CopyToCache{source=oldCacheReg, dest=newCacheReg, kind=kind}]
end
in
(memLoc, baseCodePre, baseCodePost @ cacheCode)
end
else
let
val (baseReg, baseCodePre, baseCodePost) = mapSrcRegEx base
val (indexValue, indexCodePre, indexCodePost) = mapIndexEx index
in
(MemoryLocation{base=baseReg, offset=offset, index=indexValue, cache=NONE}, baseCodePre @ indexCodePre,
baseCodePost @ indexCodePost)
end
| mapSourceEx(StackLocation{container as StackLoc{rno, ...}, field, cache, ...}, _) =
let
val (newOffset, newContainer) = mapContainerAndStack(container, field)
(* Was the item previously cached? If it wasn't or the cache reg has been marked
as "must push" we can't use a cache. *)
val newCache =
case cache of
NONE => NONE
| SOME (PReg c) =>
if Vector.sub(pushVec, c)
then NONE (* We had marked this as to be pushed - we can't use a cache here. *)
else findCachedStack rno
val stackLoc =
StackLocation{wordOffset=newOffset, container=newContainer, field=field, cache=newCache}
val cacheCode =
case newCache of
NONE => (removeStackCache rno; [])
| SOME oldCacheReg =>
let
val newCacheReg = newPReg RegPropCacheTagged
val () = setStackCache(rno, newCacheReg)
in
[CopyToCache{source=oldCacheReg, dest=newCacheReg, kind=moveNativeWord}]
end
in
(stackLoc, [], cacheCode)
end
| mapSourceEx(ContainerAddr{container, ...}, _) =
let
val (newOffset, newContainer) = mapContainerAndStack(container, 0)
in
(ContainerAddr{container=newContainer, stackOffset=newOffset}, [], [])
end
fun mapSource(src, kind) =
let
val (sourceVal, sourceCodePre, sourceCodePost) = mapSourceEx(src, kind)
in
(sourceVal, sourceCodePost @ sourceCodePre)
end
(* Force a load of the source into a register if it is on the stack.
This is used in cases where a register or literal is allowed but not
a memory location. If we do load it we can cache the register. *)
fun mapAndLoad(source as RegisterArgument(PReg r), kind) =
let
val (sourceVal, sourceCodePre, sourceCodePost) = mapSourceEx(source, kind)
in
case sourceVal of
stack as StackLocation _ =>
let
val newReg = newPReg RegPropUntagged
val newCacheReg = newPReg RegPropCacheTagged
val _ = setStackCache(r, newCacheReg)
in
(RegisterArgument newReg,
CopyToCache{source=newReg, dest=newCacheReg, kind=moveNativeWord} :: sourceCodePost @
LoadArgument{source=stack, dest=newReg, kind=moveNativeWord} :: sourceCodePre)
end
| _ => (sourceVal, sourceCodePost @ sourceCodePre)
end
| mapAndLoad(StackLocation _, _) = raise InternalError "mapAndLoad - already a stack loc"
| mapAndLoad(MemoryLocation _, _) = raise InternalError "mapAndLoad - already a mem loc"
| mapAndLoad(source, kind) = mapSource(source, kind)
fun opSizeToMoveKind OpSize32 = Move32Bit
| opSizeToMoveKind OpSize64 = Move64Bit
(* Rewrite the code, replacing any registers that need to be pushed with references to
the stack. The result is built up in reverse order and then reversed. *)
fun pushRegisters({instr=LoadArgument{source, dest=PReg dReg, kind}, ...}, code) =
if Vector.sub(pushVec, dReg)
then (* We're going to push this. *)
let
val (sourceVal, sourceCode) = mapSource(source, kind)
(* If we have to push the value we don't have to first load it into a register. *)
val _ = case Array.sub(pregMap, dReg) of Unset => () | _ => raise InternalError "LoadArgument - already set"
val container = newStackLoc 1
val () = Array.update(pregMap, dReg, ToStack(! stackCount, container))
val () = pushItemToStack(NewEntry{pregNo=dReg})
in
if targetArch = ObjectId32Bit andalso
(case sourceVal of MemoryLocation _ => true | AddressConstant _ => true | _ => false)
then
let
(* Push will always push a 64-bit value. We have to put it in a register first.
For MemoryLocations that's because it would push 8 bytes; for AddressConstants
that's because we don't have a way of pushing an unsigned 32-bit constant. *)
val newReg = newPReg RegPropUntagged
in
PushValue{arg=RegisterArgument newReg, container=container} ::
LoadArgument{source=sourceVal, dest=newReg, kind=movePolyWord} :: sourceCode @ code
end
else PushValue{arg=sourceVal, container=container} :: sourceCode @ code
end
else (* We're not going to push this. *)
let
val (sourceVal, sourceCodePre, sourceCodePost) = mapSourceEx(source, kind)
val dKind = Vector.sub(pregProps, dReg)
val destReg =
case (Array.sub(pregMap, dReg), dKind) of
(Unset, _) =>
let
val newReg = newPReg dKind
val () = Array.update(pregMap, dReg, ToPReg newReg)
in
newReg
end
| (ToPReg preg, RegPropMultiple) => preg
| _ => raise InternalError "LoadArgument - multiply defined non-merge reg"
(* Can we cache this? . *)
val cacheCode =
case source of
MemoryLocation{base, offset, index, ...} =>
(* Only cache if we have a fixed offset (not indexed). *)
if (case index of NoMemIndex => true | ObjectIndex => true | _ => false)
then
let
(* The cache kind must match the kind of register we're loading.
If the value is untagged it must not be marked to be examined
by the GC if we allocate anything.
The move kind has to be suitable for a register to register move. *)
val (cacheType, isTagged) =
case dKind of
RegPropGeneral => (RegPropCacheTagged, true)
(* Generally there's no point in caching a multiply-defined
register because it is only used once but allow it in case
the other definitions have been optimised out. *)
| RegPropMultiple => (RegPropCacheTagged, true)
| RegPropUntagged => (RegPropCacheUntagged, false)
| _ => raise InternalError "cacheKind"
val newCacheReg = newPReg cacheType
val _ = setMemoryCache(base, offset, index, newCacheReg, isTagged, kind)
val moveKind =
case kind of
Move64Bit => Move64Bit
| MoveByte => Move32Bit
| Move16Bit => Move32Bit
| Move32Bit => Move32Bit
| MoveFloat => MoveFloat
| MoveDouble => MoveDouble
in
[CopyToCache{source=destReg, dest=newCacheReg, kind=moveKind}]
end
else []
| _ => []
val destCode = LoadArgument{source=sourceVal, dest=destReg, kind=kind}
in
cacheCode @ sourceCodePost @ destCode :: sourceCodePre @ code
end
| pushRegisters({instr=StoreArgument{source, offset, base, index, kind, isMutable}, ...}, code) =
let
val (loadedSource, sourceCode) = mapAndLoad(source, kind)
(* We can't have a memory-memory store so we have to load the source if it's now on the stack. *)
val (baseReg, baseCode) = mapSrcReg(base)
val (indexValue, indexCode) = mapIndex(index)
(* If we're assigning to a mutable we can no longer rely on
the memory cache. Clear it completely in that case although
we could be more selective. *)
val () = if isMutable then clearMemoryCache() else ()
in
StoreArgument{source=loadedSource, base=baseReg, offset=offset, index=indexValue, kind=kind, isMutable=isMutable} ::
indexCode @ baseCode @ sourceCode @ code
end
| pushRegisters({instr=LoadMemReg { offset, dest}, ...}, code) =
let
val (destVal, destCode) = mapDestReg dest
in
destCode @ LoadMemReg { offset=offset, dest=destVal} :: code
end
| pushRegisters({instr=BeginFunction {regArgs, stackArgs}, ...}, code) =
let
(* Create a new container list. The offsets begin at -numArgs. *)
fun newContainers(src :: srcs, offset) =
let
val newContainer = mapDestContainer(src, offset)
in
newContainer :: newContainers(srcs, offset+1)
end
| newContainers _ = []
val newStackArgs = newContainers(stackArgs, ~ (List.length stackArgs))
(* Push any registers that need to be pushed. *)
fun pushReg((preg, rreg), (others, code)) =
let
val (newReg, newCode) = mapDestReg(preg)
in
((newReg, rreg) :: others, newCode @ code)
end
val (newRegArgs, pushCode) = List.foldl pushReg ([], []) regArgs
in
pushCode @ BeginFunction {regArgs=newRegArgs, stackArgs=newStackArgs} :: code
end
| pushRegisters({instr=FunctionCall{callKind, regArgs, stackArgs, dest, realDest, ...}, ...}, code) =
let
(* It's possible that this could lead to having to spill registers in order
to load others. Leave that problem for the moment. *)
fun loadStackArg (arg, (otherLoads, otherArgs)) =
let
val (argVal, loadCode) = mapSource(arg, movePolyWord)
in
(loadCode @ otherLoads, argVal :: otherArgs)
end
val (stackArgLoads, newStackArgs) = List.foldr loadStackArg ([], []) stackArgs
fun loadRegArg ((arg, reg), (otherLoads, otherArgs)) =
let
val (argVal, loadCode) = mapSource(arg, movePolyWord)
in
(loadCode @ otherLoads, (argVal, reg) :: otherArgs)
end
val (regArgLoads, newRegArgs) = List.foldr loadRegArg ([], []) regArgs
val (destVal, destCode) = mapDestReg dest
(* Now clear the cache table. *)
val () = clearCache()
in
destCode @
FunctionCall{ callKind=callKind, regArgs=newRegArgs, stackArgs=newStackArgs,
dest=destVal, realDest=realDest, saveRegs=[]} ::
regArgLoads @ stackArgLoads @ code
end
| pushRegisters({instr=TailRecursiveCall{callKind, regArgs, stackArgs, stackAdjust, workReg, ...}, ...}, code) =
let
val newWorkReg = mapWorkReg workReg
val newStackOffset = !stackCount
fun loadStackArg ({src, stack}, (otherLoads, otherArgs)) =
let
val (argVal, loadCode) =
case mapSource(src, movePolyWord) of
(source as StackLocation{wordOffset, ...}, loadCode) =>
(* If we're leaving it in its old location or we're pushing it
above the current top we're ok. We're also ok if
we're moving it from a somewhere above the last argument.
Otherwise we have to load it.
It goes into a normal tagged register which may mean that it
could be pushed onto the stack in a subsequent pass. *)
if wordOffset = stack+newStackOffset orelse stack+newStackOffset < 0
orelse newStackOffset-wordOffset > ~ stackAdjust
then (source, loadCode)
else
let
val preg = newPReg RegPropGeneral
in
(RegisterArgument preg,
LoadArgument{source=source, dest=preg, kind=moveNativeWord} :: loadCode)
end
| argCode => argCode
in
(loadCode @ otherLoads, {src=argVal, stack=stack} :: otherArgs)
end
val (stackArgLoads, newStackArgs) = List.foldr loadStackArg ([], []) stackArgs
fun loadRegArg ((arg, reg), (otherLoads, otherArgs)) =
let
val (argVal, loadCode) = mapSource(arg, movePolyWord)
in
(loadCode @ otherLoads, (argVal, reg) :: otherArgs)
end
val (regArgLoads, newRegArgs) = List.foldr loadRegArg ([], []) regArgs
in
TailRecursiveCall{ callKind=callKind, regArgs=newRegArgs,
stackArgs=newStackArgs, stackAdjust=stackAdjust, currStackSize=newStackOffset,
workReg=newWorkReg} ::
regArgLoads @ stackArgLoads @ code
end
| pushRegisters({instr=AllocateMemoryOperation{size, flags, dest, ...}, ...}, code) =
let
val (destVal, destCode) = mapDestReg dest
in
destCode @ AllocateMemoryOperation{size=size, flags=flags, dest=destVal, saveRegs=[]} :: code
end
| pushRegisters({instr=AllocateMemoryVariable{size, dest, ...}, ...}, code) =
let
val (sizeVal, sizeCode) = mapSrcReg size
val (destVal, destCode) = mapDestReg dest
in
destCode @ AllocateMemoryVariable{size=sizeVal, dest=destVal, saveRegs=[]} :: sizeCode @ code
end
| pushRegisters({instr=InitialiseMem{size, addr, init}, ...}, code) =
let
val (sizeVal, sizeCode) = mapSrcReg size
val (addrVal, addrCode) = mapSrcReg addr
val (initVal, initCode) = mapSrcReg init
in
InitialiseMem{size=sizeVal, addr=addrVal, init=initVal} :: initCode @ addrCode @ sizeCode @ code
end
| pushRegisters({instr=InitialisationComplete, ...}, code) = InitialisationComplete :: code
| pushRegisters({instr=BeginLoop, ...}, code) = BeginLoop :: code
| pushRegisters({instr=JumpLoop{regArgs, stackArgs, checkInterrupt, workReg}, ...}, code) =
let
(* Normally JumpLoop will be the last item in a block but it is possible that we've
added a reset-stack after it. *)
fun getValues [] = ([], [], [])
| getValues ((source, PReg n) :: rest) =
let
val (otherRegArgs, otherStackArgs, otherCode) = getValues rest
in
case Array.sub(pregMap, n) of
ToPReg lReg =>
let
val (sourceVal, sourceCode) = mapSource(source, movePolyWord)
in
((sourceVal, lReg) :: otherRegArgs, otherStackArgs, sourceCode @ otherCode)
end
| ToStack(stackLoc, stackC as StackLoc{size, ...}) =>
let
val (sourceVal, sourceCode) = mapSource(source, movePolyWord)
val stackOff = !stackCount - stackLoc - size
in
(otherRegArgs, (sourceVal, stackOff, stackC) :: otherStackArgs, sourceCode @ otherCode)
end
| Unset =>
(* Drop it. It's never used. This can happen if we are folding a
function over a list such that it always returns the last value and
then discard the result of the fold. *)
(otherRegArgs, otherStackArgs, otherCode)
end
val (newRegArguments, newStackArgs, sourceCode) = getValues regArgs
fun loadStackArg((source, _, destC), (otherLoads, otherArgs)) =
let
val (sourceVal, sourceCode) = mapSource(source, movePolyWord)
val (newOffset, newContainer) = mapContainerAndStack(destC, 0)
in
(sourceCode @ otherLoads, (sourceVal, newOffset, newContainer) :: otherArgs)
end
val (stackArgLoads, oldStackArgs) = List.foldr loadStackArg ([], []) stackArgs
val check = case checkInterrupt of NONE => NONE | SOME _ => SOME []
(* Map the work reg if it exists already but get a new one if
we now have stack args. *)
val newWorkReg =
case (workReg, newStackArgs) of
(SOME r, _) => SOME(mapWorkReg r)
| (NONE, []) => NONE
| _ => SOME(newPReg RegPropGeneral)
in
JumpLoop{ regArgs=newRegArguments, stackArgs=oldStackArgs @ newStackArgs, checkInterrupt=check, workReg=newWorkReg} ::
sourceCode @ stackArgLoads @ code
end
| pushRegisters({instr=RaiseExceptionPacket{packetReg}, ...}, code) =
let
val (packetVal, packetCode) = mapSrcReg packetReg
in
RaiseExceptionPacket{packetReg=packetVal} :: packetCode @ code
end
| pushRegisters({instr=ReserveContainer{size, container}, ...}, code) =
let
val newContainer = mapDestContainer(container, !stackCount)
val () = pushItemToStack(OriginalEntry{stackLoc=container})
in
ReserveContainer{size=size, container=newContainer} :: code
end
| pushRegisters({instr=IndexedCaseOperation{testReg, workReg}, ...}, code) =
let
val (srcVal, srcCode) = mapSrcReg(testReg)
val newWorkReg = mapWorkReg workReg
in
(* This is an unconditional branch. *)
IndexedCaseOperation{testReg=srcVal, workReg=newWorkReg} :: srcCode @ code
end
| pushRegisters({instr=LockMutable{addr}, ...}, code) =
let
val (addrVal, addrCode) = mapSrcReg(addr)
in
LockMutable{addr=addrVal} :: addrCode @ code
end
| pushRegisters({instr=WordComparison{arg1, arg2, ccRef, opSize}, ...}, code) =
let
val (loadedOp1, op1Code) = mapSrcReg arg1
val (op2Val, op2Code) = mapSource(arg2, movePolyWord)
in
WordComparison{arg1=loadedOp1, arg2=op2Val, ccRef=ccRef, opSize=opSize} :: op2Code @ op1Code @ code
end
| pushRegisters({instr=CompareLiteral{arg1, arg2, opSize, ccRef}, ...}, code) =
let
val (op1Val, op1Code) = mapSource(arg1, movePolyWord)
in
CompareLiteral{arg1=op1Val, arg2=arg2, opSize=opSize, ccRef=ccRef} :: op1Code @ code
end
| pushRegisters({instr=CompareByteMem{arg1={base, offset, index, ...}, arg2, ccRef}, ...}, code) =
let
val (baseReg, baseCode) = mapSrcReg base
val (indexValue, indexCode) = mapIndex index
val newArg1 = {base=baseReg, offset=offset, index=indexValue}
in
CompareByteMem{arg1=newArg1, arg2=arg2, ccRef=ccRef} :: indexCode @ baseCode @ code
end
| pushRegisters({instr=PushExceptionHandler{workReg}, ...}, code) =
let
val newWorkReg = mapWorkReg workReg
(* Add a handler entry to the stack. *)
val () = pushItemToStack HandlerEntry
in
PushExceptionHandler{workReg=newWorkReg} :: code
end
| pushRegisters({instr=PopExceptionHandler{workReg, ...}, ...}, code) =
let
val newWorkReg = mapWorkReg workReg
(* Appears at the end of the block whose exceptions are being handled. Delete the
handler and anything above it. *)
(* Get the state after removing the handler. *)
fun popContext ([], _) = raise InternalError "pushRegisters - pop handler"
| popContext (HandlerEntry :: tl, new) = (tl, new-2)
| popContext (OriginalEntry{stackLoc=StackLoc{size, ...}, ...} :: tl, new) = popContext(tl, new-size)
| popContext (NewEntry _ :: tl, new) = popContext(tl, new-1)
val (newStack, nnCount) = popContext(!stack, !stackCount)
val () = stack := newStack
val oldStackPtr = ! stackCount
val () = stackCount := nnCount
(* Reset the stack to just above the two words of the handler. *)
val resetCode =
if oldStackPtr <> nnCount+2
then [ResetStackPtr{numWords=oldStackPtr-nnCount-2, preserveCC=false}]
else []
in
PopExceptionHandler{workReg=newWorkReg} :: resetCode @ code
end
| pushRegisters({instr=BeginHandler{packetReg, workReg, ...}, ...}, code) =
let
(* Clear the cache. This may not be necessary if we are only handling
locally generated exceptions but keep it for the moment. *)
val () = clearCache()
(* Start of a handler. The top active entry should be the handler. *)
val () =
case !stack of
HandlerEntry :: tl => stack := tl
| _ => raise InternalError "pushRegisters: BeginHandler"
val () = stackCount := !stackCount - 2
val newWorkReg = mapWorkReg workReg
val (pktReg, pktCode) = mapDestReg(packetReg)
in
pktCode @ BeginHandler{packetReg=pktReg, workReg=newWorkReg} :: code
end
| pushRegisters({instr=ReturnResultFromFunction{resultReg, realReg, numStackArgs}, ...}, code) =
let
val (resultValue, loadResult) = mapSrcReg resultReg
val resetCode =
if !stackCount = 0 then [] else [ResetStackPtr{numWords= !stackCount, preserveCC=false}]
in
ReturnResultFromFunction{resultReg=resultValue, realReg=realReg, numStackArgs=numStackArgs} ::
resetCode @ loadResult @ code
end
| pushRegisters({instr=ArithmeticFunction{oper, resultReg, operand1, operand2, ccRef, opSize}, ...}, code) =
let
val (loadedOp1, op1Code) = mapSrcReg operand1
val (op2Val, op2Code) = mapSource(operand2, opSizeToMoveKind opSize)
val (destVal, destCode) = mapDestReg resultReg
in
destCode @ ArithmeticFunction{oper=oper, resultReg=destVal, operand1=loadedOp1, operand2=op2Val, ccRef=ccRef, opSize=opSize} ::
op2Code @ op1Code @ code
end
| pushRegisters({instr=TestTagBit{arg, ccRef}, ...}, code) =
let
val (sourceVal, sourceCode) = mapSource(arg, movePolyWord)
in
TestTagBit{arg=sourceVal, ccRef=ccRef} :: sourceCode @ code
end
| pushRegisters({instr=PushValue{arg, container, ...}, ...}, code) =
let
val (sourceVal, sourceCode) = mapSource(arg, movePolyWord)
(* This was a push from a previous pass. Treat as a container of size 1. *)
val newContainer = mapDestContainer(container, !stackCount)
val () = pushItemToStack(OriginalEntry{stackLoc=container})
in
PushValue{arg=sourceVal, container=newContainer} :: sourceCode @ code
end
| pushRegisters({instr=CopyToCache _, ...}, code) = code
(* This was added on a previous pass. Discard it. If we are going to cache this again we'll
add new CopyToCache instructions. *)
| pushRegisters({instr=ResetStackPtr _, ...}, code) = code
(* Added in a previous pass - discard it. *)
| pushRegisters({instr=StoreToStack{source, container, field, ...}, ...}, code) =
let
val (loadedSource, sourceCode) = mapAndLoad(source, movePolyWord)
(* We can't have a memory-memory store so we have to load the source if it's now on the stack. *)
val (newOffset, newContainer) = mapContainerAndStack(container, field)
in
StoreToStack{source=loadedSource, container=newContainer, field=field, stackOffset=newOffset} ::
sourceCode @ code
end
| pushRegisters({instr=TagValue{source, dest, isSigned, opSize}, ...}, code) =
let
val (sourceVal, sourceCode) = mapSrcReg source
val (destVal, destCode) = mapDestReg dest
val _ = setTagCache(dest, isSigned, opSize, sourceVal)
in
destCode @ TagValue{source=sourceVal, dest=destVal, isSigned=isSigned, opSize=opSize} :: sourceCode @ code
end
| pushRegisters({instr=UntagValue{source, dest, isSigned, cache, opSize, ...}, ...}, code) =
let
val (loadedSource, sourceCode) = mapSrcReg source
val (destVal, destCode) = mapDestReg dest
(* As with MemoryLocation caching, we can try caching it if this is the
first pass but otherwise we can only retain the caching if we have never
marked it to be pushed. *)
val newCache =
case cache of
NONE => if firstPass then findCachedTagged(source, isSigned, opSize) else NONE
| SOME (PReg c) =>
if Vector.sub(pushVec, c)
then NONE (* We had marked this as to be pushed - we can't use a cache here. *)
else findCachedTagged(source, isSigned, opSize)
in
destCode @ UntagValue{source=loadedSource, dest=destVal, isSigned=isSigned, cache=newCache, opSize=opSize} :: sourceCode @ code
end
| pushRegisters({instr=LoadEffectiveAddress{base, offset, index, dest, opSize}, ...}, code) =
let
val (baseVal, baseCode) =
case base of
SOME bReg =>
let val (newBReg, regCode) = mapSrcReg(bReg) in (SOME newBReg, regCode) end
| NONE => (NONE, [])
val (indexVal, indexCode) = mapIndex index
val (destVal, destCode) = mapDestReg dest
in
destCode @ LoadEffectiveAddress{base=baseVal, offset=offset, index=indexVal, dest=destVal, opSize=opSize} :: indexCode @ baseCode @ code
end
| pushRegisters({instr=ShiftOperation{shift, resultReg, operand, shiftAmount, ccRef, opSize}, ...}, code) =
let
val (opVal, opCode) = mapSrcReg operand
val (shiftVal, shiftCode) = mapSource(shiftAmount, opSizeToMoveKind opSize)
val (destVal, destCode) = mapDestReg resultReg
in
destCode @ ShiftOperation{shift=shift, resultReg=destVal, operand=opVal, shiftAmount=shiftVal, ccRef=ccRef, opSize=opSize} ::
shiftCode @ opCode @ code
end
| pushRegisters({instr=Multiplication{resultReg, operand1, operand2, ccRef, opSize}, ...}, code) =
let
val (op1Val, op1Code) = mapSrcReg operand1
val (op2Val, op2Code) = mapSource(operand2, opSizeToMoveKind opSize)
val (destVal, destCode) = mapDestReg resultReg
in
destCode @ Multiplication{resultReg=destVal, operand1=op1Val, operand2=op2Val, ccRef=ccRef, opSize=opSize} :: op2Code @ op1Code @ code
end
| pushRegisters({instr=Division{isSigned, dividend, divisor, quotient, remainder, opSize}, ...}, code) =
let
val (dividendVal, dividendCode) = mapSrcReg dividend
val (divisorVal, divisorCode) = mapSource(divisor, opSizeToMoveKind opSize)
val (quotVal, quotCode) = mapDestReg quotient
val (remVal, remCode) = mapDestReg remainder
in
remCode @ quotCode @
Division{isSigned=isSigned, dividend=dividendVal, divisor=divisorVal, quotient=quotVal, remainder=remVal, opSize=opSize} ::
divisorCode @ dividendCode @ code
end
| pushRegisters({instr=AtomicExchangeAndAdd{base, source}, ...}, code) =
let
val (baseVal, baseCode) = mapSrcReg(base)
val (sourceVal, sourceCode) = mapSrcReg source
(* The "source" is also a result and must be in a register. It's an untagged reg
so it shouldn't have been marked as to be pushed. *)
val _ = case sourceCode of [] => () | _ => raise InternalError "pushRegisters - AtomicExchangeAndAdd"
in
AtomicExchangeAndAdd{base=baseVal, source=sourceVal} :: baseCode @ code
end
| pushRegisters({instr=BoxValue{boxKind, source, dest as PReg dReg, ...}, ...}, code) =
let
val (sourceVal, sourceCode) = mapSrcReg source
val (destVal, destCode) = mapDestReg dest
(* We can cache the boxed value except if this is an X87 box.
We can't cache X87 values because there's effectively only one register
and this box instruction uses FSTP (store and POP). *)
val cacheCode =
if Vector.sub(pushVec, dReg) orelse boxKind = BoxX87Double orelse boxKind = BoxX87Float then []
else
let
val newCacheReg = newPReg RegPropCacheUntagged
val moveKind =
case boxKind of
BoxLargeWord => moveNativeWord
| BoxX87Double => MoveDouble
| BoxX87Float => MoveFloat
| BoxSSE2Double => MoveDouble
| BoxSSE2Float => MoveFloat
val indexKind = case targetArch of ObjectId32Bit => ObjectIndex | _ => NoMemIndex
(* The value we're putting in the cache is untagged. *)
val _ = setMemoryCache(dest, 0, indexKind, newCacheReg, false, moveKind)
in
[CopyToCache{source=sourceVal, dest=newCacheReg, kind=moveKind}]
end
in
cacheCode @ destCode @ BoxValue{boxKind=boxKind, source=sourceVal, dest=destVal, saveRegs=[]} :: sourceCode @ code
end
| pushRegisters({instr=CompareByteVectors{vec1Addr, vec2Addr, length, ccRef}, ...}, code) =
let
val (vec1Val, vec1Code) = mapSrcReg vec1Addr
val (vec2Val, vec2Code) = mapSrcReg vec2Addr
val (lengthVal, lengthCode) = mapSrcReg length
in
CompareByteVectors{vec1Addr=vec1Val, vec2Addr=vec2Val, length=lengthVal, ccRef=ccRef} ::
lengthCode @ vec2Code @ vec1Code @ code
end
| pushRegisters({instr=BlockMove{srcAddr, destAddr, length, isByteMove}, ...}, code) =
let
val (srcVal, srcCode) = mapSrcReg srcAddr
val (destVal, destCode) = mapSrcReg destAddr
val (lengthVal, lengthCode) = mapSrcReg length
(* For safety clear the memory cache here. That may not be necessary. *)
val () = clearMemoryCache()
in
BlockMove{srcAddr=srcVal, destAddr=destVal, length=lengthVal, isByteMove=isByteMove} ::
lengthCode @ destCode @ srcCode @ code
end
| pushRegisters({instr=X87Compare{arg1, arg2, isDouble, ccRef}, ...}, code) =
let
val (arg1Val, arg1Code) = mapSrcReg arg1
val (arg2Val, arg2Code) = mapSource(arg2, if isDouble then Move64Bit else Move32Bit)
in
X87Compare{arg1=arg1Val, arg2=arg2Val, isDouble=isDouble, ccRef=ccRef} :: arg2Code @ arg1Code @ code
end
| pushRegisters({instr=SSE2Compare{arg1, arg2, isDouble, ccRef}, ...}, code) =
let
val (arg1Val, arg1Code) = mapSrcReg arg1
val (arg2Val, arg2Code) = mapSource(arg2, if isDouble then Move64Bit else Move32Bit)
in
SSE2Compare{arg1=arg1Val, arg2=arg2Val, ccRef=ccRef, isDouble=isDouble} :: arg2Code @ arg1Code @ code
end
| pushRegisters({instr=X87FPGetCondition{dest, ccRef}, ...}, code) =
let
val (destVal, destCode) = mapDestReg dest
in
destCode @ X87FPGetCondition{dest=destVal, ccRef=ccRef} :: code
end
| pushRegisters({instr=X87FPArith{opc, resultReg, arg1, arg2, isDouble}, ...}, code) =
let
val (arg1Val, arg1Code) = mapSrcReg arg1
val (arg2Val, arg2Code) = mapSource(arg2, if isDouble then Move64Bit else Move32Bit)
val (destVal, destCode) = mapDestReg resultReg
in
destCode @ X87FPArith{opc=opc, resultReg=destVal, arg1=arg1Val, arg2=arg2Val, isDouble=isDouble} ::
arg2Code @ arg1Code @ code
end
| pushRegisters({instr=X87FPUnaryOps{fpOp, dest, source}, ...}, code) =
let
val (sourceVal, sourceCode) = mapSrcReg source
val (destVal, destCode) = mapDestReg dest
in
destCode @ X87FPUnaryOps{fpOp=fpOp, dest=destVal, source=sourceVal} :: sourceCode @ code
end
| pushRegisters({instr=X87Float{dest, source}, ...}, code) =
let
val (sourceVal, sourceCode) = mapSource(source, movePolyWord)
val (destVal, destCode) = mapDestReg dest
in
destCode @ X87Float{dest=destVal, source=sourceVal} :: sourceCode @ code
end
| pushRegisters({instr=SSE2Float{dest, source}, ...}, code) =
let
val (sourceVal, sourceCode) = mapSource(source, movePolyWord)
val (destVal, destCode) = mapDestReg dest
in
destCode @ SSE2Float{dest=destVal, source=sourceVal} :: sourceCode @ code
end
| pushRegisters({instr=SSE2FPUnary{opc, resultReg, source}, ...}, code) =
let
val (argVal, argCode) =
mapSource(source, case opc of SSE2UDoubleToFloat => Move64Bit | SSE2UFloatToDouble => Move32Bit)
val (destVal, destCode) = mapDestReg resultReg
in
destCode @ SSE2FPUnary{opc=opc, resultReg=destVal, source=argVal} ::
argCode @ code
end
| pushRegisters({instr=SSE2FPBinary{opc, resultReg, arg1, arg2}, ...}, code) =
let
val argMove =
case opc of
SSE2BAddDouble => Move64Bit
| SSE2BSubDouble => Move64Bit
| SSE2BMulDouble => Move64Bit
| SSE2BDivDouble => Move64Bit
| SSE2BXor => Move64Bit (* Actually 128 bit but always in a reg. *)
| SSE2BAnd => Move64Bit
| SSE2BAddSingle => Move32Bit
| SSE2BSubSingle => Move32Bit
| SSE2BMulSingle => Move32Bit
| SSE2BDivSingle => Move32Bit
val (arg1Val, arg1Code) = mapSrcReg arg1
val (arg2Val, arg2Code) = mapSource(arg2, argMove)
val (destVal, destCode) = mapDestReg resultReg
in
destCode @ SSE2FPBinary{opc=opc, resultReg=destVal, arg1=arg1Val, arg2=arg2Val} ::
arg2Code @ arg1Code @ code
end
| pushRegisters({instr=TagFloat{source, dest}, ...}, code) =
let
val (sourceVal, sourceCode) = mapSrcReg source
val (destVal, destCode) = mapDestReg dest
val _ = setFloatCache(dest, sourceVal)
in
destCode @ TagFloat{source=sourceVal, dest=destVal} :: sourceCode @ code
end
| pushRegisters({instr=UntagFloat{source as RegisterArgument srcReg, dest, cache, ...}, ...}, code) =
let
val (sourceVal, sourceCode) = mapSource(source, Move32Bit)
val (destVal, destCode) = mapDestReg dest
(* As with MemoryLocation caching, we can try caching it if this is the
first pass but otherwise we can only retain the caching if we have never
marked it to be pushed. *)
val newCache =
case cache of
NONE => if firstPass then findCachedFloat srcReg else NONE
| SOME (PReg c) =>
if Vector.sub(pushVec, c)
then NONE (* We had marked this as to be pushed - we can't use a cache here. *)
else findCachedFloat srcReg
in
destCode @ UntagFloat{source=sourceVal, dest=destVal, cache=newCache} :: sourceCode @ code
end
| pushRegisters({instr=UntagFloat{source, dest, ...}, ...}, code) =
(* This may also be a memory location in which case we don't cache. *)
let
val (sourceVal, sourceCode) = mapSource(source, Move32Bit)
val (destVal, destCode) = mapDestReg dest
in
destCode @ UntagFloat{source=sourceVal, dest=destVal, cache=NONE} :: sourceCode @ code
end
| pushRegisters({instr=GetSSE2ControlReg{dest}, ...}, code) =
let
val (destVal, destCode) = mapDestReg dest
in
destCode @ GetSSE2ControlReg{dest=destVal} :: code
end
| pushRegisters({instr=SetSSE2ControlReg{source}, ...}, code) =
let
val (sourceVal, sourceCode) = mapSrcReg source
in
SetSSE2ControlReg{source=sourceVal} :: sourceCode @ code
end
| pushRegisters({instr=GetX87ControlReg{dest}, ...}, code) =
let
val (destVal, destCode) = mapDestReg dest
in
destCode @ GetX87ControlReg{dest=destVal} :: code
end
| pushRegisters({instr=SetX87ControlReg{source}, ...}, code) =
let
val (sourceVal, sourceCode) = mapSrcReg source
in
SetX87ControlReg{source=sourceVal} :: sourceCode @ code
end
| pushRegisters({instr=X87RealToInt{source, dest}, ...}, code) =
let
val (sourceVal, sourceCode) = mapSrcReg source
val (destVal, destCode) = mapDestReg dest
in
destCode @ X87RealToInt{source=sourceVal, dest=destVal} :: sourceCode @ code
end
| pushRegisters({instr=SSE2RealToInt{source, dest, isDouble, isTruncate}, ...}, code) =
let
val (srcVal, sourceCode) = mapSource(source, if isDouble then Move64Bit else Move32Bit)
val (destVal, destCode) = mapDestReg dest
in
destCode @ SSE2RealToInt{source=srcVal, dest=destVal, isDouble=isDouble, isTruncate=isTruncate} :: sourceCode @ code
end
| pushRegisters({instr=SignExtend32To64{source, dest}, ...}, code) =
let
val (sourceVal, sourceCode) = mapSource(source, Move32Bit)
val (destVal, destCode) = mapDestReg dest
in
destCode @ SignExtend32To64{source=sourceVal, dest=destVal} :: sourceCode @ code
end
| pushRegisters({instr=TouchArgument{source}, ...}, code) =
let
val (sourceVal, sourceCode) = mapSrcReg source
in
TouchArgument{source=sourceVal} :: sourceCode @ code
end
(* Find the common cache state. *)
val () = setCommonCacheState(List.map (#cache o asub blockOutput) (asub blockRefs blockNo))
local
fun doPush(instr as {kill, ...}, code) =
let
val newCode = pushRegisters(instr, code)
(* Can we pop the stack? *)
val stackReset =
case setToList (minus(kill, loopRegs)) of
[] => []
| killList =>
let
(* See if any of the kill items are at the top of the stack.
If they are we can pop them and perhaps items we've
previously marked for deletion but not been able to pop. *)
val oldStack = !stackCount
fun checkAndAdd(r, output) =
case Array.sub(pregMap, r) of
ToStack(stackLoc, StackLoc{size, ...}) =>
if stackLoc < 0
then r :: output (* We can have arguments and return address. *)
else if !stackCount = stackLoc+size
then
(
stack := tl (!stack);
stackCount := stackLoc;
output
)
else r :: output
| _ => r :: output
val toAdd = List.foldl checkAndAdd [] killList
fun reprocess list =
let
val prevStack = !stackCount
val outlist = List.foldl checkAndAdd [] list
in
if !stackCount = prevStack
then list
else reprocess outlist
end
val () =
if !stackCount = oldStack
then deletedItems := toAdd @ !deletedItems
else deletedItems := reprocess(toAdd @ !deletedItems)
val _ = oldStack >= !stackCount orelse raise InternalError "negative stack offset"
in
if !stackCount = oldStack then []
else [ResetStackPtr{numWords=oldStack - !stackCount, preserveCC=true (* In case*)}]
end
in
stackReset @ newCode
end
in
val codeResult = List.foldl doPush [] block
val outputCount = ! stackCount
val results = {code=codeResult, cache=getCache(), stackCount= outputCount}
val stateResult = { stackCount= outputCount, stack= !stack }
val () = Array.update(blockOutput, blockNo, results)
end
val addSet =
case flow of
ExitCode => []
| IndexedBr cases => cases
| Unconditional dest => [dest]
| Conditional {trueJump, falseJump, ...} => [falseJump, trueJump]
| SetHandler { handler, continue } => [handler, continue]
| UnconditionalHandle _ => []
| ConditionalHandle { continue, ...} => [continue]
val addItems = List.map(fn m => (m, stateResult)) addSet
in
processBlocks(addItems @ stillToDo)
end
in
val () = processBlocks([(0, {stack=[], stackCount=0})])
end
(* Put together the result code and blocks. *)
local
fun createBlock blockNo =
(* Skip unreferenced blocks apart from block 0. *)
if blockNo <> 0 andalso null (asub blockRefs blockNo)
then BasicBlock{block=[], flow=ExitCode}
else
let
val ExtendedBasicBlock{ flow, ...} = vsub code blockNo
val {code=codeResult, stackCount=outputCount, ...} = asub blockOutput blockNo
(* Process the successor. If we need a stack adjustment this will require
an adjustment block. TODO: We could put a pre-adjustment if we only have one
branch to this block. *)
fun matchStacks targetBlock =
let
(* Process the destination. If it hasn't been processed. *)
val {expectedInput, ...} = valOf (asub inputStackSizes targetBlock)
in
if expectedInput = outputCount
then targetBlock
else
let
val _ = outputCount > expectedInput orelse raise InternalError "adjustStack"
val adjustCode = [ResetStackPtr{numWords=outputCount-expectedInput, preserveCC=true (* For the moment *)}]
val newBlock = BasicBlock{block=adjustCode, flow=Unconditional targetBlock}
val newBlockNo = !blockCounter before blockCounter := !blockCounter+1
val () = extraBlocks := newBlock :: !extraBlocks
in
newBlockNo
end
end
val (finalCode, newFlow) =
case flow of
ExitCode => (codeResult, ExitCode)
| Unconditional m =>
let
(* Process the block. Since we're making an unconditional jump
we can include any stack adjustment needed to match the
destination in here. In particular this includes loops. *)
val {expectedInput, reqCC} = valOf (asub inputStackSizes m)
val _ = outputCount >= expectedInput orelse raise InternalError "negative reset"
val resultCode =
if expectedInput = outputCount
then codeResult
else ResetStackPtr{numWords=outputCount-expectedInput, preserveCC=reqCC} :: codeResult
in
(resultCode, Unconditional m)
end
(* For any of these, if we need to adjust the stack we have to add an
adjustment block. *)
| Conditional {trueJump, falseJump, ccRef, condition} =>
(codeResult,
Conditional{trueJump=matchStacks trueJump, falseJump=matchStacks falseJump,
ccRef=ccRef, condition=condition})
| SetHandler{ handler, continue } =>
(codeResult, SetHandler{ handler=matchStacks handler, continue=matchStacks continue})
| IndexedBr cases => (codeResult, IndexedBr(map matchStacks cases))
| u as UnconditionalHandle _ => (codeResult, u)
| c as ConditionalHandle{ continue, ... } =>
let
(* As for unconditional branch *)
val {expectedInput, reqCC} = valOf (asub inputStackSizes continue)
val _ = outputCount >= expectedInput orelse raise InternalError "negative reset"
val resultCode =
if expectedInput = outputCount
then codeResult
else ResetStackPtr{numWords=outputCount-expectedInput, preserveCC=reqCC} :: codeResult
in
(resultCode, c)
end
in
BasicBlock{block=List.rev finalCode, flow=newFlow}
end
in
val resultBlocks = Vector.tabulate(numberOfBlocks, createBlock)
end
(* Add any extra blocks to the result. *)
val finalResult =
case !extraBlocks of
[] => resultBlocks
| blocks => Vector.concat[resultBlocks, Vector.fromList(List.rev blocks)]
val pregProperties = Vector.fromList(List.rev(! pregPropList))
in
{code=finalResult, pregProps=pregProperties, maxStack= !maxStack}
end
structure Sharing =
struct
type x86ICode = x86ICode
and preg = preg
and intSet = intSet
and extendedBasicBlock = extendedBasicBlock
and basicBlock = basicBlock
and regProperty = regProperty
end
end;
|