File: PonyProgFT.RUL

package info (click to toggle)
ponyprog 3.1.4%2Bds-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 11,904 kB
  • sloc: cpp: 35,932; python: 981; sh: 565; xml: 67; makefile: 45; ansic: 38
file content (7 lines) | stat: -rw-r--r-- 482 bytes parent folder | download 
1
2
3
4
5
6
7
 
DRC Rules Export File for PCB: C:\Progetti\MyPCB\PonyProgFT\PonyProgFT.PcbDoc
RuleKind=Clearance|RuleName=Clearance_Poly|Scope=Board|Minimum=6.00
RuleKind=Width|RuleName=Width_Pwr|Scope=Board|Minimum=7.87
RuleKind=SolderMaskExpansion|RuleName=SolderMaskExpansion|Scope=Board|Minimum=4.00
RuleKind=Width|RuleName=Width_All|Scope=Board|Minimum=6.00
RuleKind=Clearance|RuleName=ClearALL|Scope=Board|Minimum=6.00
RuleKind=ShortCircuit|RuleName=ShortCircuit|Scope=Board|Allowed=0