package info (click to toggle)
prjtrellis 1.4-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 83,000 kB
  • sloc: cpp: 20,813; python: 16,246; sh: 375; makefile: 262; asm: 80; ansic: 58

Folder: tiledata

d .. (parent)
d d rwxr-xr-x 28 BANKREF0
d d rwxr-xr-x 28 BANKREF1
d d rwxr-xr-x 28 BANKREF2
d d rwxr-xr-x 28 BANKREF2A
d d rwxr-xr-x 28 BANKREF3
d d rwxr-xr-x 28 BANKREF4
d d rwxr-xr-x 28 BANKREF6
d d rwxr-xr-x 20 BANKREF7
d d rwxr-xr-x 20 BANKREF7A
d d rwxr-xr-x 28 BANKREF8
d d rwxr-xr-x 28 BMID_0H
d d rwxr-xr-x 28 BMID_0V
d d rwxr-xr-x 28 BMID_2
d d rwxr-xr-x 28 BMID_2V
d d rwxr-xr-x 28 CIB
d d rwxr-xr-x 28 CIB_DCU0
d d rwxr-xr-x 20 CIB_DCU1
d d rwxr-xr-x 20 CIB_DCU2
d d rwxr-xr-x 28 CIB_DCU3
d d rwxr-xr-x 28 CIB_DCUA
d d rwxr-xr-x 28 CIB_DCUB
d d rwxr-xr-x 28 CIB_DCUC
d d rwxr-xr-x 28 CIB_DCUD
d d rwxr-xr-x 28 CIB_DCUF
d d rwxr-xr-x 28 CIB_DCUG
d d rwxr-xr-x 20 CIB_DCUH
d d rwxr-xr-x 20 CIB_DCUI
d d rwxr-xr-x 28 CIB_DSP
d d rwxr-xr-x 28 CIB_EBR
d d rwxr-xr-x 28 CIB_EFB0
d d rwxr-xr-x 28 CIB_EFB1
d d rwxr-xr-x 28 CIB_LR
d d rwxr-xr-x 28 CIB_LR_S
d d rwxr-xr-x 28 CIB_PLL0
d d rwxr-xr-x 20 CIB_PLL1
d d rwxr-xr-x 20 CIB_PLL2
d d rwxr-xr-x 28 CIB_PLL3
d d rwxr-xr-x 28 CMUX_LL_0
d d rwxr-xr-x 28 CMUX_LR_0
d d rwxr-xr-x 28 CMUX_UL_0
d d rwxr-xr-x 28 CMUX_UR_0
d d rwxr-xr-x 28 DCU0
d d rwxr-xr-x 28 DCU1
d d rwxr-xr-x 20 DCU2
d d rwxr-xr-x 20 DCU3
d d rwxr-xr-x 28 DCU4
d d rwxr-xr-x 28 DCU5
d d rwxr-xr-x 28 DCU6
d d rwxr-xr-x 28 DCU7
d d rwxr-xr-x 28 DCU8
d d rwxr-xr-x 28 DDRDLL_LL
d d rwxr-xr-x 28 DDRDLL_LR
d d rwxr-xr-x 20 DDRDLL_UL
d d rwxr-xr-x 20 DDRDLL_ULA
d d rwxr-xr-x 28 DDRDLL_UR
d d rwxr-xr-x 28 DDRDLL_URA
d d rwxr-xr-x 28 DSP_CMUX_UL
d d rwxr-xr-x 28 DSP_CMUX_UR
d d rwxr-xr-x 28 DSP_SPINE_UL0
d d rwxr-xr-x 28 DSP_SPINE_UL1
d d rwxr-xr-x 28 DSP_SPINE_UR0
d d rwxr-xr-x 20 DSP_SPINE_UR1
d d rwxr-xr-x 20 DTR
d d rwxr-xr-x 28 DUMMY_TILE_0
d d rwxr-xr-x 28 DUMMY_TILE_1
d d rwxr-xr-x 28 DUMMY_TILE_2
d d rwxr-xr-x 28 DUMMY_TILE_4
d d rwxr-xr-x 28 DUMMY_TILE_5
d d rwxr-xr-x 28 DUMMY_TILE_6
d d rwxr-xr-x 28 DUMMY_TILE_7
d d rwxr-xr-x 20 DUMMY_TILE_8
d d rwxr-xr-x 20 DUMMY_TILE_A
d d rwxr-xr-x 28 DUMMY_TILE_E
d d rwxr-xr-x 28 DUMMY_TILE_F
d d rwxr-xr-x 28 DUMMY_TILE_S
d d rwxr-xr-x 28 DUMMY_TILE_T
d d rwxr-xr-x 28 EBR_CMUX_LL
d d rwxr-xr-x 28 EBR_CMUX_LL_25K
d d rwxr-xr-x 28 EBR_CMUX_LR
d d rwxr-xr-x 20 EBR_CMUX_LR_25K
d d rwxr-xr-x 20 EBR_CMUX_UL
d d rwxr-xr-x 28 EBR_CMUX_UR
d d rwxr-xr-x 28 EBR_SPINE_LL0
d d rwxr-xr-x 28 EBR_SPINE_LL1
d d rwxr-xr-x 28 EBR_SPINE_LL2
d d rwxr-xr-x 28 EBR_SPINE_LL3
d d rwxr-xr-x 28 EBR_SPINE_LR0
d d rwxr-xr-x 28 EBR_SPINE_LR1
d d rwxr-xr-x 20 EBR_SPINE_LR2
d d rwxr-xr-x 20 EBR_SPINE_UL0
d d rwxr-xr-x 28 EBR_SPINE_UL1
d d rwxr-xr-x 28 EBR_SPINE_UL2
d d rwxr-xr-x 28 EBR_SPINE_UR0
d d rwxr-xr-x 28 EBR_SPINE_UR1
d d rwxr-xr-x 28 EBR_SPINE_UR2
d d rwxr-xr-x 28 ECLK_L
d d rwxr-xr-x 28 ECLK_R
d d rwxr-xr-x 20 EFB0_PICB0
d d rwxr-xr-x 20 EFB1_PICB1
d d rwxr-xr-x 28 EFB2_PICB0
d d rwxr-xr-x 28 EFB3_PICB1
d d rwxr-xr-x 28 LMID_0
d d rwxr-xr-x 28 MIB2_DSP0
d d rwxr-xr-x 28 MIB2_DSP1
d d rwxr-xr-x 28 MIB2_DSP2
d d rwxr-xr-x 28 MIB2_DSP3
d d rwxr-xr-x 20 MIB2_DSP4
d d rwxr-xr-x 20 MIB2_DSP5
d d rwxr-xr-x 28 MIB2_DSP6
d d rwxr-xr-x 28 MIB2_DSP7
d d rwxr-xr-x 28 MIB2_DSP8
d d rwxr-xr-x 28 MIB_CIB_LR
d d rwxr-xr-x 28 MIB_CIB_LRC
d d rwxr-xr-x 28 MIB_CIB_LRC_A
d d rwxr-xr-x 28 MIB_CIB_LR_A
d d rwxr-xr-x 20 MIB_CIB_LX
d d rwxr-xr-x 20 MIB_CIB_RX
d d rwxr-xr-x 28 MIB_DSP0
d d rwxr-xr-x 28 MIB_DSP1
d d rwxr-xr-x 28 MIB_DSP2
d d rwxr-xr-x 28 MIB_DSP3
d d rwxr-xr-x 28 MIB_DSP4
d d rwxr-xr-x 28 MIB_DSP5
d d rwxr-xr-x 28 MIB_DSP6
d d rwxr-xr-x 20 MIB_DSP7
d d rwxr-xr-x 20 MIB_DSP8
d d rwxr-xr-x 28 MIB_EBR0
d d rwxr-xr-x 28 MIB_EBR1
d d rwxr-xr-x 28 MIB_EBR2
d d rwxr-xr-x 28 MIB_EBR3
d d rwxr-xr-x 28 MIB_EBR4
d d rwxr-xr-x 28 MIB_EBR5
d d rwxr-xr-x 28 MIB_EBR6
d d rwxr-xr-x 20 MIB_EBR7
d d rwxr-xr-x 20 MIB_EBR8
d d rwxr-xr-x 28 OSC
d d rwxr-xr-x 28 PICB0
d d rwxr-xr-x 28 PICB1
d d rwxr-xr-x 28 PICL0
d d rwxr-xr-x 28 PICL0_DQS2
d d rwxr-xr-x 28 PICL1
d d rwxr-xr-x 28 PICL1_DQS0
d d rwxr-xr-x 20 PICL1_DQS3
d d rwxr-xr-x 20 PICL2
d d rwxr-xr-x 28 PICL2_DQS1
d d rwxr-xr-x 28 PICR0
d d rwxr-xr-x 28 PICR0_DQS2
d d rwxr-xr-x 28 PICR1
d d rwxr-xr-x 28 PICR1_DQS0
d d rwxr-xr-x 28 PICR1_DQS3
d d rwxr-xr-x 28 PICR2
d d rwxr-xr-x 20 PICR2_DQS1
d d rwxr-xr-x 20 PICT0
d d rwxr-xr-x 28 PICT1
d d rwxr-xr-x 28 PIOT0
d d rwxr-xr-x 28 PIOT1
d d rwxr-xr-x 28 PLC2
d d rwxr-xr-x 28 PLL0_LL
d d rwxr-xr-x 28 PLL0_LR
d d rwxr-xr-x 28 PLL0_UL
d d rwxr-xr-x 20 PLL0_UR
d d rwxr-xr-x 20 PLL1_LR
d d rwxr-xr-x 28 PLL1_UL
d d rwxr-xr-x 28 PLL1_UR
d d rwxr-xr-x 28 POR
d d rwxr-xr-x 28 PVT_COUNT2
d d rwxr-xr-x 28 RMID_0
d d rwxr-xr-x 28 SPICB0
d d rwxr-xr-x 28 TAP_DRIVE
d d rwxr-xr-x 20 TAP_DRIVE_CIB
d d rwxr-xr-x 20 TMID_0
d d rwxr-xr-x 28 TMID_1
d d rwxr-xr-x 28 VCIB_DCU0
d d rwxr-xr-x 28 VCIB_DCU1
d d rwxr-xr-x 28 VCIB_DCU2
d d rwxr-xr-x 28 VCIB_DCU3
d d rwxr-xr-x 28 VCIB_DCUA
d d rwxr-xr-x 28 VCIB_DCUB
d d rwxr-xr-x 20 VCIB_DCUC
d d rwxr-xr-x 20 VCIB_DCUD
d d rwxr-xr-x 28 VCIB_DCUF
d d rwxr-xr-x 28 VCIB_DCUG
d d rwxr-xr-x 28 VCIB_DCUH
d d rwxr-xr-x 28 VCIB_DCUI
d d rwxr-xr-x 28 VIQ_BUF