File: bits.db

package info (click to toggle)
prjtrellis 1.4-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 83,000 kB
  • sloc: cpp: 20,813; python: 16,246; sh: 375; makefile: 262; asm: 80; ansic: 58
file content (127 lines) | stat: -rw-r--r-- 3,255 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
# Routing Mux Bits
.mux G_VPRXCLKI0
G_JBCDIV10 F27B0
G_JBCDIV11 F27B0 F27B1
G_JBCDIVX0 F27B0 F28B1
G_JBCDIVX1 F26B1 F27B0
G_JLPLLCLK1 F28B1
G_JLPLLCLK2 F27B1
G_JLPLLCLK3 F26B1
G_JPCLKT00 F26B0
G_JPCLKT01 F25B1 F26B0
G_JPCLKT10 F26B0
G_JPCLKT20 F26B0 F28B1
G_JPCLKT21 F25B0
G_JPCLKT30 F25B1 F27B0
G_JPCLKT31 F26B0 F27B1
G_JPCLKT32 F26B0 F26B1
G_JTCDIV10 F27B1 F28B0
G_JTCDIV11 F25B1 F28B0
G_JTCDIVX0 F26B1 F28B0
G_JTCDIVX1 F27B0
G_PCLKCIBVIQT0 F25B0

.mux G_VPRXCLKI1
G_JBCDIV10 F22B0 F23B1 F24B0 F24B1
G_JBCDIV11 F21B1 F22B0 F24B0 F24B1
G_JBCDIVX0 F22B0 F22B1 F24B0 F24B1
G_JBCDIVX1 F20B1 F22B0 F24B0 F24B1
G_JLPLLCLK0 F23B1 F24B1
G_JLPLLCLK1 F22B1 F24B1
G_JLPLLCLK2 F21B1 F24B1
G_JLPLLCLK3 F20B1 F24B1
G_JPCLKT00 F21B0 F22B1 F24B0 F24B1
G_JPCLKT01 F20B0 F24B0
G_JPCLKT10 F20B1 F21B0 F24B0 F24B1
G_JPCLKT20 F21B0 F23B1 F24B0 F24B1
G_JPCLKT21 F19B1 F21B0 F24B0 F24B1
G_JPCLKT30 F21B0 F21B1 F24B0 F24B1
G_JPCLKT31 F19B1 F22B0 F24B0 F24B1
G_JPCLKT32 F21B0 F24B0
G_JTCDIV10 F21B1 F23B0 F24B0 F24B1
G_JTCDIV11 F19B1 F23B0 F24B0 F24B1
G_JTCDIVX0 F20B1 F23B0 F24B0 F24B1
G_JTCDIVX1 F22B0 F24B0
G_PCLKCIBLLQ0 F20B0 F23B1 F24B0 F24B1

.mux G_VPRXCLKI2
G_JBCDIV10 F17B0 F17B1 F18B1 F19B0
G_JBCDIV11 F15B1 F17B0 F18B1 F19B0
G_JBCDIVX0 F16B1 F17B0 F18B1 F19B0
G_JBCDIVX1 F14B1 F17B0 F18B1 F19B0
G_JLPLLCLK0 F17B1 F18B1
G_JLPLLCLK1 F16B1 F18B1
G_JLPLLCLK2 F15B1 F18B1
G_JLPLLCLK3 F14B1 F18B1
G_JPCLKT00 F14B1 F16B0 F18B1 F19B0
G_JPCLKT01 F16B0 F19B0
G_JPCLKT10 F16B0 F16B1 F18B1 F19B0
G_JPCLKT20 F13B1 F16B0 F18B1 F19B0
G_JPCLKT21 F16B0 F17B1 F18B1 F19B0
G_JPCLKT30 F13B1 F17B0 F18B1 F19B0
G_JPCLKT31 F15B1 F16B0 F18B1 F19B0
G_JPCLKT32 F15B0 F19B0
G_JTCDIV10 F15B1 F18B0 F18B1 F19B0
G_JTCDIV11 F13B1 F18B0 F18B1 F19B0
G_JTCDIVX0 F14B1 F18B0 F18B1 F19B0
G_JTCDIVX1 F17B0 F19B0
G_PCLKCIBVIQT1 F15B0 F17B1 F18B1 F19B0

.mux G_VPRXCLKI3
G_JBCDIV10 F11B0 F11B1 F12B1 F13B0
G_JBCDIV11 F9B1 F11B0 F12B1 F13B0
G_JBCDIVX0 F10B1 F11B0 F12B1 F13B0
G_JBCDIVX1 F8B1 F11B0 F12B1 F13B0
G_JLPLLCLK0 F11B1 F12B1
G_JLPLLCLK1 F10B1 F12B1
G_JLPLLCLK2 F9B1 F12B1
G_JLPLLCLK3 F8B1 F12B1
G_JPCLKT00 F8B1 F10B0 F12B1 F13B0
G_JPCLKT01 F10B0 F13B0
G_JPCLKT10 F9B1 F10B0 F12B1 F13B0
G_JPCLKT20 F10B0 F12B1 F13B0 F14B0
G_JPCLKT21 F10B0 F11B1 F12B1 F13B0
G_JPCLKT30 F9B0 F13B0
G_JPCLKT31 F10B0 F10B1 F12B1 F13B0
G_JPCLKT32 F11B0 F12B1 F13B0 F14B0
G_JTCDIV10 F9B1 F12B0 F12B1 F13B0
G_JTCDIV11 F12B0 F12B1 F13B0 F14B0
G_JTCDIVX0 F8B1 F12B0 F12B1 F13B0
G_JTCDIVX1 F11B0 F13B0
G_PCLKCIBLRQ0 F9B0 F11B1 F12B1 F13B0

.mux G_VPRXCLKI4
G_JBCDIV10 F5B0 F6B1 F7B0 F7B1
G_JBCDIV11 F4B1 F5B0 F7B0 F7B1
G_JBCDIVX0 F5B0 F5B1 F7B0 F7B1
G_JBCDIVX1 F3B1 F5B0 F7B0 F7B1
G_JLPLLCLK0 F6B1 F7B1
G_JLPLLCLK1 F5B1 F7B1
G_JLPLLCLK2 F4B1 F7B1
G_JLPLLCLK3 F3B1 F7B1
G_JPCLKT00 F4B0 F7B0 F7B1 F8B0
G_JPCLKT01 F4B0 F6B1 F7B0 F7B1
G_JPCLKT10 F4B0 F7B0
G_JPCLKT20 F3B0 F7B0
G_JPCLKT21 F4B0 F5B1 F7B0 F7B1
G_JPCLKT30 F5B0 F7B0 F7B1 F8B0
G_JPCLKT31 F4B0 F4B1 F7B0 F7B1
G_JPCLKT32 F3B1 F4B0 F7B0 F7B1
G_JTCDIV10 F4B1 F6B0 F7B0 F7B1
G_JTCDIV11 F6B0 F7B0 F7B1 F8B0
G_JTCDIVX0 F3B1 F6B0 F7B0 F7B1
G_JTCDIVX1 F5B0 F7B0
G_PCLKCIBVIQB0 F3B0 F6B1 F7B0 F7B1

.mux G_VSRX0000
G_JPCLKT30 F0B1
G_JSNETCIBB1 F2B1
G_JSNETCIBL1 F2B0
G_JSNETCIBMID1 F1B0
G_JSNETCIBMID2 F0B0
G_JSNETCIBMID7 F1B1


# Non-Routing Configuration

# Fixed Connections