File: index.rst

package info (click to toggle)
prjtrellis 1.4-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 83,000 kB
  • sloc: cpp: 20,813; python: 16,246; sh: 375; makefile: 262; asm: 80; ansic: 58
file content (40 lines) | stat: -rw-r--r-- 965 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40

Welcome to Project Trellis
=========================================

`Project Trellis`_ documents the `Lattice`_ ECP5 architecture (and other related parts) to enable
development of open-source tools.  Our goal is to provide sufficient information
to develop a free and open Verilog to bitstream toolchain for these devices.

.. _Project Trellis: https://github.com/YosysHQ/prjtrellis
.. _Lattice: http://www.latticesemi.com/

.. toctree::
   :maxdepth: 2
   :caption: Lattice ECP5 Architecture

   architecture/overview
   architecture/tiles
   architecture/general_routing
   architecture/global_routing
   architecture/bitstream_format
   architecture/glossary

.. toctree::
   :maxdepth: 2
   :caption: Database Development Process

   db_dev_process/overview

.. toctree::
   :maxdepth: 1
   :caption: libtrellis Documenation

   libtrellis/overview
   libtrellis/textconfig

.. toctree::
   :maxdepth: 1
   :caption: DSP Support

   dsp_support/dsp_support