1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
|
from __future__ import with_statement
from rpython.jit.backend.arm import conditions as c
from rpython.jit.backend.arm import registers as r
from rpython.jit.backend.arm.codebuilder import InstrBuilder
from rpython.jit.metainterp.history import ConstInt, BoxInt, FLOAT
from rpython.rlib.rarithmetic import r_uint, r_longlong, intmask
from rpython.jit.metainterp.resoperation import rop
def gen_emit_op_unary_cmp(name, true_cond):
false_cond = c.get_opposite_of(true_cond)
def f(self, op, arglocs, regalloc, fcond):
assert fcond is not None
reg, res = arglocs
self.mc.CMP_ri(reg.value, 0)
self.mc.MOV_ri(res.value, 1, true_cond)
self.mc.MOV_ri(res.value, 0, false_cond)
return fcond
f.__name__ = 'emit_op_%s' % name
return f
def gen_emit_guard_unary_cmp(name, true_cond):
false_cond = c.get_opposite_of(true_cond)
def f(self, op, guard, arglocs, regalloc, fcond):
assert fcond is not None
assert guard is not None
reg = arglocs[0]
self.mc.CMP_ri(reg.value, 0)
cond = true_cond
guard_opnum = guard.getopnum()
if guard_opnum == rop.GUARD_FALSE:
cond = false_cond
return self._emit_guard(guard, arglocs[1:], cond, save_exc=False)
f.__name__ = 'emit_guard_%s' % name
return f
def gen_emit_op_ri(name, opname):
ri_op = getattr(InstrBuilder, '%s_ri' % opname)
rr_op = getattr(InstrBuilder, '%s_rr' % opname)
def f(self, op, arglocs, regalloc, fcond):
assert fcond is not None
l0, l1, res = arglocs
if l1.is_imm():
ri_op(self.mc, res.value, l0.value, imm=l1.value, cond=fcond)
else:
rr_op(self.mc, res.value, l0.value, l1.value)
return fcond
f.__name__ = 'emit_op_%s' % name
return f
def gen_emit_op_by_helper_call(name, opname):
helper = getattr(InstrBuilder, opname)
def f(self, op, arglocs, regalloc, fcond):
assert fcond is not None
if op.result:
regs = r.caller_resp[1:] + [r.ip]
else:
regs = r.caller_resp
with saved_registers(self.mc, regs, r.caller_vfp_resp):
helper(self.mc, fcond)
return fcond
f.__name__ = 'emit_op_%s' % name
return f
def gen_emit_cmp_op(name, condition):
inv = c.get_opposite_of(condition)
def f(self, op, arglocs, regalloc, fcond):
l0, l1, res = arglocs
if l1.is_imm():
self.mc.CMP_ri(l0.value, imm=l1.getint(), cond=fcond)
else:
self.mc.CMP_rr(l0.value, l1.value, cond=fcond)
self.mc.MOV_ri(res.value, 1, cond=condition)
self.mc.MOV_ri(res.value, 0, cond=inv)
return fcond
f.__name__ = 'emit_op_%s' % name
return f
def gen_emit_cmp_op_guard(name, true_cond):
false_cond = c.get_opposite_of(true_cond)
def f(self, op, guard, arglocs, regalloc, fcond):
assert guard is not None
l0 = arglocs[0]
l1 = arglocs[1]
assert l0.is_core_reg()
if l1.is_imm():
self.mc.CMP_ri(l0.value, imm=l1.getint(), cond=fcond)
else:
self.mc.CMP_rr(l0.value, l1.value, cond=fcond)
guard_opnum = guard.getopnum()
cond = true_cond
if guard_opnum == rop.GUARD_FALSE:
cond = false_cond
return self._emit_guard(guard, arglocs[2:], cond, save_exc=False)
f.__name__ = 'emit_guard_%s' % name
return f
def gen_emit_float_op(name, opname):
op_rr = getattr(InstrBuilder, opname)
def f(self, op, arglocs, regalloc, fcond):
arg1, arg2, result = arglocs
op_rr(self.mc, result.value, arg1.value, arg2.value)
return fcond
f.__name__ = 'emit_op_%s' % name
return f
def gen_emit_unary_float_op(name, opname):
op_rr = getattr(InstrBuilder, opname)
def f(self, op, arglocs, regalloc, fcond):
arg1, result = arglocs
op_rr(self.mc, result.value, arg1.value)
return fcond
f.__name__ = 'emit_op_%s' % name
return f
def gen_emit_float_cmp_op(name, cond):
inv = c.get_opposite_of(cond)
def f(self, op, arglocs, regalloc, fcond):
arg1, arg2, res = arglocs
self.mc.VCMP(arg1.value, arg2.value)
self.mc.VMRS(cond=fcond)
self.mc.MOV_ri(res.value, 1, cond=cond)
self.mc.MOV_ri(res.value, 0, cond=inv)
return fcond
f.__name__ = 'emit_op_%s' % name
return f
def gen_emit_float_cmp_op_guard(name, true_cond):
false_cond = c.get_opposite_of(true_cond)
def f(self, op, guard, arglocs, regalloc, fcond):
assert guard is not None
arg1 = arglocs[0]
arg2 = arglocs[1]
self.mc.VCMP(arg1.value, arg2.value)
self.mc.VMRS(cond=fcond)
cond = true_cond
guard_opnum = guard.getopnum()
if guard_opnum == rop.GUARD_FALSE:
cond = false_cond
return self._emit_guard(guard, arglocs[2:], cond, save_exc=False)
f.__name__ = 'emit_guard_%s' % name
return f
class saved_registers(object):
def __init__(self, cb, regs_to_save, vfp_regs_to_save=None):
self.cb = cb
if vfp_regs_to_save is None:
vfp_regs_to_save = []
self.regs = regs_to_save
self.vfp_regs = vfp_regs_to_save
def __enter__(self):
if len(self.regs) > 0:
self.cb.PUSH([r.value for r in self.regs])
if len(self.vfp_regs) > 0:
self.cb.VPUSH([r.value for r in self.vfp_regs])
def __exit__(self, *args):
if len(self.vfp_regs) > 0:
self.cb.VPOP([r.value for r in self.vfp_regs])
if len(self.regs) > 0:
self.cb.POP([r.value for r in self.regs])
def count_reg_args(args):
reg_args = 0
words = 0
count = 0
for x in range(min(len(args), 4)):
if args[x].type == FLOAT:
words += 2
if count % 2 != 0:
words += 1
count = 0
else:
count += 1
words += 1
reg_args += 1
if words > 4:
reg_args = x
break
return reg_args
|
