1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
|
import rpython.jit.backend.zarch.conditions as c
import rpython.jit.backend.zarch.registers as r
from rpython.rlib.rarithmetic import intmask
from rpython.jit.backend.zarch.arch import WORD
from rpython.jit.backend.zarch.helper.regalloc import check_imm_value
from rpython.jit.metainterp.history import FLOAT
from rpython.jit.metainterp.resoperation import rop
from rpython.rtyper.lltypesystem import rffi, lltype
def do_emit_cmp_op(self, arglocs, condition, signed, fp):
l0 = arglocs[0]
l1 = arglocs[1]
assert not l0.is_imm()
# do the comparison
self.mc.cmp_op(l0, l1, pool=l1.is_in_pool(), imm=l1.is_imm(), signed=signed, fp=fp)
self.flush_cc(condition, arglocs[2])
def gen_emit_cmp_op(condition, signed=True, fp=False):
def f(self, op, arglocs, regalloc):
do_emit_cmp_op(self, arglocs, condition, signed, fp)
return f
def gen_emit_shift(func):
def f(self, op, arglocs, regalloc):
lr, l0, l1 = arglocs
assert lr is not l0
getattr(self.mc, func)(lr, l0, l1)
f.name = 'emit_shift_' + func
return f
def gen_emit_rr_rp(rr_func, rp_func):
def f(self, op, arglocs, regalloc):
l0, l1 = arglocs
if l1.is_in_pool():
getattr(self.mc, rp_func)(l0, l1)
else:
getattr(self.mc, rr_func)(l0, l1)
return f
def gen_emit_rr_rh_ri_rp(rr_func, rh_func, ri_func, rp_func):
def emit(self, op, arglocs, regalloc):
l0, l1 = arglocs
if l1.is_in_pool():
getattr(self.mc, rp_func)(l0, l1)
elif l1.is_imm():
if check_imm_value(l1.value):
getattr(self.mc, rh_func)(l0, l1)
else:
getattr(self.mc, ri_func)(l0, l1)
else:
getattr(self.mc, rr_func)(l0, l1)
return emit
def gen_emit_div_mod(rr_func, rp_func):
def emit(self, op, arglocs, regalloc):
lr, lq, l1 = arglocs # lr == remainer, lq == quotient
# when entering the function lr contains the dividend
# after this operation either lr or lq is used further
assert not l1.is_imm(), "imm divider not supported"
# remainer is always an even register r0, r2, ... , r14
assert lr.is_even()
assert lq.is_odd()
self.mc.XGR(lr, lr)
if l1.is_in_pool():
getattr(self.mc,rp_func)(lr, l1)
else:
getattr(self.mc,rr_func)(lr, l1)
return emit
|
