File: export.py

package info (click to toggle)
pyuvm 4.0.1-1
  • links: PTS, VCS
  • area: main
  • in suites: sid
  • size: 992 kB
  • sloc: python: 8,662; makefile: 238; vhdl: 206; sh: 7
file content (15 lines) | stat: -rw-r--r-- 315 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
 
import sys

from peakrdl.verilog import VerilogExporter
from systemrdl import RDLCompileError, RDLCompiler

rdlc = RDLCompiler()

try:
    rdlc.compile_file("./TinyALUreg.rdl")
    root = rdlc.elaborate()
except RDLCompileError:
    sys.exit(1)

exporter = VerilogExporter()
exporter.export(root, "./hdl/verilog/")