File: mt7620-clk.h

package info (click to toggle)
qemu 1%3A10.2.0~rc1%2Bds-1
  • links: PTS, VCS
  • area: main
  • in suites: experimental
  • size: 394,528 kB
  • sloc: ansic: 4,571,775; pascal: 114,931; python: 110,734; sh: 53,524; asm: 50,205; makefile: 26,349; perl: 17,092; cpp: 11,455; xml: 3,635; objc: 2,877; yacc: 2,505; php: 1,299; tcl: 1,296; lex: 1,110; sql: 71; sed: 35; awk: 8; javascript: 7
file content (40 lines) | stat: -rw-r--r-- 849 bytes parent folder | download | duplicates (8) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
 
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (C) 2020 MediaTek Inc.
 *
 * Author:  Weijie Gao <weijie.gao@mediatek.com>
 */

#ifndef _DT_BINDINGS_MT7620_CLK_H_
#define _DT_BINDINGS_MT7620_CLK_H_

/* Base clocks */
#define CLK_SYS				34
#define CLK_CPU				33
#define CLK_XTAL			32

/* Peripheral clocks */
#define CLK_SDHC			30
#define CLK_MIPS_CNT			28
#define CLK_PCIE			26
#define CLK_UPHY_12M			25
#define CLK_EPHY			24
#define CLK_ESW				23
#define CLK_UPHY_48M			22
#define CLK_FE				21
#define CLK_UARTL			19
#define CLK_SPI				18
#define CLK_I2S				17
#define CLK_I2C				16
#define CLK_NAND			15
#define CLK_GDMA			14
#define CLK_PIO				13
#define CLK_UARTF			12
#define CLK_PCM				11
#define CLK_MC				10
#define CLK_INTC			9
#define CLK_TIMER			8
#define CLK_GE2				7
#define CLK_GE1				6

#endif /* _DT_BINDINGS_MT7620_CLK_H_ */