File: stm32-sdram.h

package info (click to toggle)
qemu 1%3A10.2.0~rc1%2Bds-1
  • links: PTS, VCS
  • area: main
  • in suites: experimental
  • size: 394,528 kB
  • sloc: ansic: 4,571,775; pascal: 114,931; python: 110,734; sh: 53,524; asm: 50,205; makefile: 26,349; perl: 17,092; cpp: 11,455; xml: 3,635; objc: 2,877; yacc: 2,505; php: 1,299; tcl: 1,296; lex: 1,110; sql: 71; sed: 35; awk: 8; javascript: 7
file content (48 lines) | stat: -rw-r--r-- 995 bytes parent folder | download | duplicates (7) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
 
#ifndef DT_BINDINGS_STM32_SDRAM_H
#define DT_BINDINGS_STM32_SDRAM_H

#define NO_COL_8	0x0
#define NO_COL_9	0x1
#define NO_COL_10	0x2
#define NO_COL_11	0x3

#define NO_ROW_11	0x0
#define NO_ROW_12	0x1
#define NO_ROW_13	0x2

#define MWIDTH_8	0x0
#define MWIDTH_16	0x1
#define MWIDTH_32	0x2
#define BANKS_2		0x0
#define BANKS_4		0x1
#define CAS_1		0x1
#define CAS_2		0x2
#define CAS_3		0x3
#define SDCLK_DIS	0x0
#define SDCLK_2		0x2
#define SDCLK_3		0x3
#define RD_BURST_EN	0x1
#define RD_BURST_DIS	0x0
#define RD_PIPE_DL_0	0x0
#define RD_PIPE_DL_1	0x1
#define RD_PIPE_DL_2	0x2

/* Timing = value +1 cycles */
#define TMRD_1		(1 - 1)
#define TMRD_2		(2 - 1)
#define TMRD_3		(3 - 1)
#define TXSR_1		(1 - 1)
#define TXSR_6		(6 - 1)
#define TXSR_7		(7 - 1)
#define TXSR_8		(8 - 1)
#define TRAS_1		(1 - 1)
#define TRAS_4		(4 - 1)
#define TRAS_6		(6 - 1)
#define TRC_6		(6 - 1)
#define TWR_1		(1 - 1)
#define TWR_2		(2 - 1)
#define TRP_2		(2 - 1)
#define TRCD_1		(1 - 1)
#define TRCD_2		(2 - 1)

#endif