1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795
|
# SPDX-License-Identifier: (GPL-2.0 OR Linux-OpenIB)
# Copyright (c) 2019 Mellanox Technologies, Inc. All rights reserved. See COPYING file
# Copyright (c) 2020 Intel Corporation. All rights reserved. See COPYING file
"""
Test module for pyverbs' mr module.
"""
import unittest
import random
import errno
from tests.base import PyverbsAPITestCase, RCResources, RDMATestCase
from pyverbs.pyverbs_error import PyverbsRDMAError, PyverbsError
from pyverbs.mr import MR, MW, DMMR, DmaBufMR, MWBindInfo, MWBind, MREx
from pyverbs.mem_alloc import posix_memalign, free
from pyverbs.dmabuf import DmaBuf
from pyverbs.qp import QPAttr
from pyverbs.wr import SendWR
import pyverbs.device as d
from pyverbs.pd import PD
from pyverbs.libibverbs_enums import ibv_access_flags, ibv_qp_state, ibv_qp_attr_mask, ibv_rereg_mr_flags, \
ibv_wr_opcode, ibv_send_flags, ibv_mw_type
import tests.utils as u
MAX_IO_LEN = 1048576
DM_INVALID_ALIGNMENT = 3
class MRRes(RCResources):
def __init__(self, dev_name, ib_port, gid_index,
mr_access=ibv_access_flags.IBV_ACCESS_LOCAL_WRITE):
"""
Initialize MR resources based on RC resources that include RC QP.
:param dev_name: Device name to be used
:param ib_port: IB port of the device to use
:param gid_index: Which GID index to use
:param mr_access: The MR access
"""
self.mr_access = mr_access
super().__init__(dev_name=dev_name, ib_port=ib_port, gid_index=gid_index)
def create_mr(self):
try:
self.mr = MR(self.pd, self.msg_size, self.mr_access)
except PyverbsRDMAError as ex:
if ex.error_code == errno.EOPNOTSUPP:
raise unittest.SkipTest(f'Reg MR with access ({self.mr_access}) is not supported')
raise ex
def create_qp_attr(self):
qp_attr = QPAttr(port_num=self.ib_port)
qp_access = ibv_access_flags.IBV_ACCESS_LOCAL_WRITE | ibv_access_flags.IBV_ACCESS_REMOTE_WRITE | \
ibv_access_flags.IBV_ACCESS_REMOTE_ATOMIC
qp_attr.qp_access_flags = qp_access
return qp_attr
def rereg_mr(self, flags, pd=None, addr=0, length=0, access=0):
try:
self.mr.rereg(flags, pd, addr, length, access)
except PyverbsRDMAError as ex:
if ex.error_code == errno.EOPNOTSUPP:
raise unittest.SkipTest(f'Rereg MR is not supported ({str(ex)})')
raise ex
class MRExRes(MRRes):
@u.skip_unsupported
def create_mr(self):
self.mr = MREx(self.pd, self.msg_size, self.mr_access)
class MRTest(RDMATestCase):
"""
Test various functionalities of the MR class.
"""
def setUp(self):
super().setUp()
self.iters = 10
self.server = None
self.client = None
self.server_qp_attr = None
self.client_qp_attr = None
self.traffic_args = None
def query_qp_attrs(self):
"""Query and store QP attributes for both server and client."""
self.server_qp_attr, _ = self.server.qp.query(0x1ffffff)
self.client_qp_attr, _ = self.client.qp.query(0x1ffffff)
def create_players_and_query_qp(self, res_cls, **kwargs):
"""Create players of a given resource class and query their QPs."""
self.create_players(res_cls, **kwargs)
self.query_qp_attrs()
def restate_qps(self):
"""
Restate the resources QPs from ERR back to RTS state.
"""
self.server.qp.modify(QPAttr(qp_state=ibv_qp_state.IBV_QPS_RESET), ibv_qp_attr_mask.IBV_QP_STATE)
self.server.qp.to_rts(self.server_qp_attr)
self.client.qp.modify(QPAttr(qp_state=ibv_qp_state.IBV_QPS_RESET), ibv_qp_attr_mask.IBV_QP_STATE)
self.client.qp.to_rts(self.client_qp_attr)
def validate_rereg_addr(self, res_cls):
"""Common logic for address translation re-registration tests."""
self.create_players_and_query_qp(res_cls)
# Post a receive WR to ensure old address is in use and will break.
s_recv_wr = u.get_recv_wr(self.server)
self.server.qp.post_recv(s_recv_wr)
server_addr = posix_memalign(self.server.msg_size)
try:
self.server.rereg_mr(flags=ibv_rereg_mr_flags.IBV_REREG_MR_CHANGE_TRANSLATION,
addr=server_addr,
length=self.server.msg_size)
with self.assertRaisesRegex(PyverbsRDMAError, 'Remote operation error'):
# The server QP receive queue has WR with the old MR address,
# therefore traffic should fail.
u.traffic(**self.traffic_args)
self.restate_qps()
u.traffic(**self.traffic_args)
finally:
free(server_addr)
def test_mr_rereg_addr(self):
"""Test MR reregistration with different address"""
self.validate_rereg_addr(MRRes)
def test_mrex_rereg_addr(self):
"""Test MREx reregistration with different address"""
self.validate_rereg_addr(MRExRes)
def test_mr_rereg_atomic(self):
"""
Test the rereg of MR's atomic access with the following flow:
Create MRs with atomic access, then rereg the MRs without atomic
access and verify that traffic fails with the relevant error.
Rereg the MRs back to atomic access and verify that traffic now succeeds.
"""
atomic_mr_access = ibv_access_flags.IBV_ACCESS_LOCAL_WRITE | ibv_access_flags.IBV_ACCESS_REMOTE_ATOMIC
self.create_players_and_query_qp(MRRes, mr_access=atomic_mr_access)
access = ibv_access_flags.IBV_ACCESS_LOCAL_WRITE
self.server.rereg_mr(flags=ibv_rereg_mr_flags.IBV_REREG_MR_CHANGE_ACCESS, access=access)
self.client.rereg_mr(flags=ibv_rereg_mr_flags.IBV_REREG_MR_CHANGE_ACCESS, access=access)
with self.assertRaisesRegex(PyverbsRDMAError, 'Completion status is Remote access error'):
u.atomic_traffic(**self.traffic_args, send_op=ibv_wr_opcode.IBV_WR_ATOMIC_FETCH_AND_ADD)
self.restate_qps()
self.server.rereg_mr(flags=ibv_rereg_mr_flags.IBV_REREG_MR_CHANGE_ACCESS, access=atomic_mr_access)
self.client.rereg_mr(flags=ibv_rereg_mr_flags.IBV_REREG_MR_CHANGE_ACCESS, access=atomic_mr_access)
u.atomic_traffic(**self.traffic_args, send_op=ibv_wr_opcode.IBV_WR_ATOMIC_FETCH_AND_ADD)
def validate_rereg_access(self, res_cls):
"""Common logic for reregistration of access flags and RDMA traffic."""
self.create_players(res_cls)
access = ibv_access_flags.IBV_ACCESS_LOCAL_WRITE | ibv_access_flags.IBV_ACCESS_REMOTE_WRITE
self.server.rereg_mr(flags=ibv_rereg_mr_flags.IBV_REREG_MR_CHANGE_ACCESS, access=access)
self.client.rereg_mr(flags=ibv_rereg_mr_flags.IBV_REREG_MR_CHANGE_ACCESS, access=access)
u.rdma_traffic(**self.traffic_args, send_op=ibv_wr_opcode.IBV_WR_RDMA_WRITE)
def test_mr_rereg_access(self):
self.validate_rereg_access(MRRes)
def test_mrex_rereg_access(self):
self.validate_rereg_access(MRExRes)
def test_mr_rereg_access_bad_flow(self):
"""
Test that cover rereg MR's access with this flow:
Run remote traffic on MR with compatible access, then rereg the MR
without remote access and verify that traffic fails with the relevant
error.
"""
remote_access = ibv_access_flags.IBV_ACCESS_LOCAL_WRITE | ibv_access_flags.IBV_ACCESS_REMOTE_WRITE
self.create_players(MRRes, mr_access=remote_access)
u.rdma_traffic(**self.traffic_args, send_op=ibv_wr_opcode.IBV_WR_RDMA_WRITE)
access = ibv_access_flags.IBV_ACCESS_LOCAL_WRITE
self.server.rereg_mr(flags=ibv_rereg_mr_flags.IBV_REREG_MR_CHANGE_ACCESS, access=access)
with self.assertRaisesRegex(PyverbsRDMAError, 'Remote access error'):
u.rdma_traffic(**self.traffic_args, send_op=ibv_wr_opcode.IBV_WR_RDMA_WRITE)
def test_mr_rereg_pd(self):
"""
Test that cover rereg MR's PD with this flow:
Use MR with QP that was created with the same PD. Then rereg the MR's PD
and use the MR with the same QP, expect the traffic to fail with "remote
operation error". Restate the QP from ERR state, rereg the MR back
to its previous PD and use it again with the QP, verify that it now
succeeds.
"""
self.create_players(MRRes)
self.server_qp_attr, _ = self.server.qp.query(0x1ffffff)
self.client_qp_attr, _ = self.client.qp.query(0x1ffffff)
u.traffic(**self.traffic_args)
server_new_pd = PD(self.server.ctx)
self.server.rereg_mr(flags=ibv_rereg_mr_flags.IBV_REREG_MR_CHANGE_PD, pd=server_new_pd)
with self.assertRaisesRegex(PyverbsRDMAError, 'Remote operation error'):
u.traffic(**self.traffic_args)
self.restate_qps()
self.server.rereg_mr(flags=ibv_rereg_mr_flags.IBV_REREG_MR_CHANGE_PD, pd=self.server.pd)
u.traffic(**self.traffic_args)
self.server.rereg_mr(flags=ibv_rereg_mr_flags.IBV_REREG_MR_CHANGE_PD, pd=server_new_pd)
def validate_bad_flags_registration(self, mr_cls, expected_regex):
"""Validate that registering a given MR class with illegal flags fails."""
bad_flags = [ibv_access_flags.IBV_ACCESS_REMOTE_WRITE,
ibv_access_flags.IBV_ACCESS_REMOTE_ATOMIC]
with d.Context(name=self.dev_name) as ctx:
with PD(ctx) as pd:
for flag in bad_flags:
with self.assertRaisesRegex(PyverbsRDMAError, expected_regex):
mr_cls(pd, u.get_mr_length(), flag)
def test_reg_mr_bad_flags(self):
"""
Verify that illegal flags combination fails as expected for classic MR
"""
self.validate_bad_flags_registration(MR, 'Failed to register a MR')
def test_reg_mrex_bad_flags(self):
"""
Verify that illegal flags combination fails as expected for MREx
"""
self.validate_bad_flags_registration(MREx, 'Failed to register MR using extended API')
def test_reg_mrex_inval_params(self):
"""Verify MREx registration fails when ADDR & FD flags set."""
with d.Context(name=self.dev_name) as ctx:
with PD(ctx) as pd:
with self.assertRaises(PyverbsRDMAError):
MREx(pd, u.get_mr_length(), ibv_access_flags.IBV_ACCESS_LOCAL_WRITE,
implicit=True, fd=0)
class MWRC(RCResources):
def __init__(self, dev_name, ib_port, gid_index, mw_type):
"""
Initialize Memory Window resources based on RC resources that include RC
QP.
:param dev_name: Device name to be used
:param ib_port: IB port of the device to use
:param gid_index: Which GID index to use
:param mw_type: The MW type to use
"""
super().__init__(dev_name=dev_name, ib_port=ib_port,
gid_index=gid_index)
self.mw_type = mw_type
access = ibv_access_flags.IBV_ACCESS_REMOTE_WRITE | ibv_access_flags.IBV_ACCESS_LOCAL_WRITE
self.mw_bind_info = MWBindInfo(self.mr, self.mr.buf, self.msg_size,
access)
self.mw_bind = MWBind(self.mw_bind_info, ibv_send_flags.IBV_SEND_SIGNALED)
try:
self.mw = MW(self.pd, self.mw_type)
except PyverbsRDMAError as ex:
if ex.error_code == errno.EOPNOTSUPP:
raise unittest.SkipTest('Create MW is not supported')
raise ex
def create_mr(self):
access = ibv_access_flags.IBV_ACCESS_LOCAL_WRITE | ibv_access_flags.IBV_ACCESS_MW_BIND
try:
self.mr = MR(self.pd, self.msg_size, access)
except PyverbsRDMAError as ex:
if ex.error_code == errno.EOPNOTSUPP:
raise unittest.SkipTest('Reg MR with MW access is not supported')
raise ex
def create_qp_attr(self):
qp_attr = QPAttr(port_num=self.ib_port)
qp_access = ibv_access_flags.IBV_ACCESS_LOCAL_WRITE | ibv_access_flags.IBV_ACCESS_REMOTE_WRITE
qp_attr.qp_access_flags = qp_access
return qp_attr
class MWExRC(MWRC):
"""Resource class that uses MREx instead of MR for MW tests."""
@u.skip_unsupported
def create_mr(self):
# Register an MREx that can be bound to a memory window
access = ibv_access_flags.IBV_ACCESS_LOCAL_WRITE | ibv_access_flags.IBV_ACCESS_MW_BIND
self.mr = MREx(self.pd, self.msg_size, access)
class MWTest(RDMATestCase):
"""
Test various functionalities of the MW class.
"""
def setUp(self):
super().setUp()
self.iters = 10
self.server = None
self.client = None
def tearDown(self):
if self.server:
self.server.mw.close()
if self.client:
self.client.mw.close()
return super().tearDown()
def bind_mw_type_1(self):
self.server.qp.bind_mw(self.server.mw, self.server.mw_bind)
self.client.qp.bind_mw(self.client.mw, self.client.mw_bind)
# Poll the bind MW action completion.
u.poll_cq(self.server.cq)
u.poll_cq(self.client.cq)
self.server.rkey = self.client.mw.rkey
self.server.raddr = self.client.mr.buf
self.client.rkey = self.server.mw.rkey
self.client.raddr = self.server.mr.buf
def bind_mw_type_2(self):
client_send_wr = SendWR(opcode=ibv_wr_opcode.IBV_WR_BIND_MW)
client_send_wr.set_bind_wr(self.client.mw, self.client.mw_bind_info)
server_send_wr = SendWR(opcode=ibv_wr_opcode.IBV_WR_BIND_MW)
server_send_wr.set_bind_wr(self.server.mw, self.server.mw_bind_info)
self.server.qp.post_send(server_send_wr)
self.client.qp.post_send(client_send_wr)
# Poll the bind MW WR.
u.poll_cq(self.server.cq)
u.poll_cq(self.client.cq)
self.server.rkey = client_send_wr.rkey
self.server.raddr = self.client.mr.buf
self.client.rkey = server_send_wr.rkey
self.client.raddr = self.server.mr.buf
def invalidate_mw_type1(self):
"""
Invalidate the MWs by rebind this MW with zero length.
:return: None
"""
for player in [self.server, self.client]:
mw_bind_info = MWBindInfo(player.mr, player.mr.buf, 0, 0)
mw_bind = MWBind(mw_bind_info, ibv_send_flags.IBV_SEND_SIGNALED)
player.qp.bind_mw(player.mw, mw_bind)
# Poll the bound MW action request completion.
u.poll_cq(player.cq)
def invalidate_mw_type2_local(self):
"""
Invalidate the MWs by post invalidation send WR from the local QP.
:return: None
"""
inv_send_wr = SendWR(opcode=ibv_wr_opcode.IBV_WR_LOCAL_INV)
inv_send_wr.imm_data = self.server.rkey
self.client.qp.post_send(inv_send_wr)
inv_send_wr = SendWR(opcode=ibv_wr_opcode.IBV_WR_LOCAL_INV)
inv_send_wr.imm_data = self.client.rkey
self.server.qp.post_send(inv_send_wr)
# Poll the invalidate MW WR.
u.poll_cq(self.server.cq)
u.poll_cq(self.client.cq)
def invalidate_mw_type2_remote(self):
"""
Invalidate the MWs by sending invalidation send WR from the remote QP.
:return: None
"""
server_recv_wr = u.get_recv_wr(self.server)
client_recv_wr = u.get_recv_wr(self.client)
self.server.qp.post_recv(server_recv_wr)
self.client.qp.post_recv(client_recv_wr)
inv_send_wr = SendWR(opcode=ibv_wr_opcode.IBV_WR_SEND_WITH_INV)
inv_send_wr.imm_data = self.client.rkey
self.client.qp.post_send(inv_send_wr)
inv_send_wr = SendWR(opcode=ibv_wr_opcode.IBV_WR_SEND_WITH_INV)
inv_send_wr.imm_data = self.server.rkey
self.server.qp.post_send(inv_send_wr)
# Poll the invalidate MW send WR.
u.poll_cq(self.server.cq)
u.poll_cq(self.client.cq)
# Poll the invalidate MW recv WR.
u.poll_cq(self.server.cq)
u.poll_cq(self.client.cq)
def test_mw_type1(self):
self.create_players(MWRC, mw_type=ibv_mw_type.IBV_MW_TYPE_1)
self.bind_mw_type_1()
u.rdma_traffic(**self.traffic_args, send_op=ibv_wr_opcode.IBV_WR_RDMA_WRITE)
def test_mw_ex_type1(self):
"""
Test Memory Window type 1 with MREx
"""
self.create_players(MWExRC, mw_type=ibv_mw_type.IBV_MW_TYPE_1)
self.bind_mw_type_1()
u.rdma_traffic(**self.traffic_args, send_op=ibv_wr_opcode.IBV_WR_RDMA_WRITE)
def test_invalidate_mw_type1(self):
self.test_mw_type1()
self.invalidate_mw_type1()
with self.assertRaisesRegex(PyverbsRDMAError, 'Remote access error'):
u.rdma_traffic(**self.traffic_args, send_op=ibv_wr_opcode.IBV_WR_RDMA_WRITE)
def test_mw_type2(self):
self.create_players(MWRC, mw_type=ibv_mw_type.IBV_MW_TYPE_2)
self.bind_mw_type_2()
u.rdma_traffic(**self.traffic_args, send_op=ibv_wr_opcode.IBV_WR_RDMA_WRITE)
def test_mw_type2_invalidate_local(self):
self.test_mw_type2()
self.invalidate_mw_type2_local()
with self.assertRaisesRegex(PyverbsRDMAError, 'Remote access error'):
u.rdma_traffic(**self.traffic_args, send_op=ibv_wr_opcode.IBV_WR_RDMA_WRITE)
def test_mw_type2_invalidate_remote(self):
self.test_mw_type2()
self.invalidate_mw_type2_remote()
with self.assertRaisesRegex(PyverbsRDMAError, 'Remote access error'):
u.rdma_traffic(**self.traffic_args, send_op=ibv_wr_opcode.IBV_WR_RDMA_WRITE)
def test_mw_type2_invalidate_dealloc(self):
self.test_mw_type2()
# Dealloc the MW by closing the pyverbs objects.
self.server.mw.close()
self.client.mw.close()
with self.assertRaisesRegex(PyverbsRDMAError, 'Remote access error'):
u.rdma_traffic(**self.traffic_args, send_op=ibv_wr_opcode.IBV_WR_RDMA_WRITE)
def test_reg_mw_wrong_type(self):
"""
Verify that trying to create a MW of a wrong type fails
"""
with d.Context(name=self.dev_name) as ctx:
with PD(ctx) as pd:
try:
mw_type = 3
MW(pd, mw_type)
except PyverbsRDMAError as ex:
if ex.error_code == errno.EOPNOTSUPP:
raise unittest.SkipTest('Create memory window of type {} is not supported'.format(mw_type))
else:
raise PyverbsError('Created a MW with type {t}'.\
format(t=mw_type))
class DeviceMemoryAPITest(PyverbsAPITestCase):
"""
Test various API usages of the DMMR class.
"""
def setUp(self):
super().setUp()
if self.attr_ex.max_dm_size == 0:
raise unittest.SkipTest('Device memory is not supported')
def test_create_dm_mr(self):
max_dm_size = self.attr_ex.max_dm_size
dm_access = ibv_access_flags.IBV_ACCESS_ZERO_BASED | ibv_access_flags.IBV_ACCESS_LOCAL_WRITE
for dm_size in [4, max_dm_size/4, max_dm_size/2]:
dm_size = dm_size - (dm_size % u.DM_ALIGNMENT)
for dmmr_factor_size in [0.1, 0.5, 1]:
dmmr_size = dm_size * dmmr_factor_size
dmmr_size = dmmr_size - (dmmr_size % u.DM_ALIGNMENT)
with d.DM(self.ctx, d.AllocDmAttr(length=dm_size)) as dm:
DMMR(PD(self.ctx), dmmr_size, dm_access, dm, 0)
def test_dm_bad_access(self):
"""
Test multiple types of bad access to the Device Memory. Device memory
access requests a 4B alignment. The test tries to access the DM
with bad alignment or outside of the allocated memory.
"""
dm_size = 100
with d.DM(self.ctx, d.AllocDmAttr(length=dm_size)) as dm:
dm_access = ibv_access_flags.IBV_ACCESS_ZERO_BASED | ibv_access_flags.IBV_ACCESS_LOCAL_WRITE
dmmr = DMMR(PD(self.ctx), dm_size, dm_access, dm, 0)
access_cases = [(DM_INVALID_ALIGNMENT, 4), # Valid length with unaligned offset
(4, DM_INVALID_ALIGNMENT), # Valid offset with unaligned length
(dm_size + 4, 4), # Offset out of allocated memory
(0, dm_size + 4)] # Length out of allocated memory
for case in access_cases:
offset, length = case
with self.assertRaisesRegex(PyverbsRDMAError, 'Failed to copy from dm'):
dmmr.read(offset=offset, length=length)
with self.assertRaisesRegex(PyverbsRDMAError, 'Failed to copy to dm'):
dmmr.write(data='s'*length, offset=offset, length=length)
def test_dm_bad_registration(self):
"""
Test bad Device Memory registration when trying to register bigger DMMR
than the allocated DM.
"""
dm_size = 100
with d.DM(self.ctx, d.AllocDmAttr(length=dm_size)) as dm:
dm_access = ibv_access_flags.IBV_ACCESS_ZERO_BASED | ibv_access_flags.IBV_ACCESS_LOCAL_WRITE
with self.assertRaisesRegex(PyverbsRDMAError, 'Failed to register a device MR'):
DMMR(PD(self.ctx), dm_size + 4, dm_access, dm, 0)
def check_dmabuf_support(gpu=0):
"""
Check if dma-buf allocation is supported by the system.
Skip the test on failure.
"""
device_num = 128 + gpu
try:
DmaBuf(1, gpu=gpu)
except PyverbsRDMAError as ex:
if ex.error_code == errno.ENOENT:
raise unittest.SkipTest(f'Device /dev/dri/renderD{device_num} is not present')
if ex.error_code == errno.EACCES:
raise unittest.SkipTest(f'Lack of permission to access /dev/dri/renderD{device_num}')
if ex.error_code == errno.EOPNOTSUPP:
raise unittest.SkipTest(f'Allocating dmabuf is not supported by /dev/dri/renderD{device_num}')
def check_dmabuf_mr_support(pd, gpu=0):
"""
Check if dma-buf MR registration is supported by the driver.
Skip the test on failure
"""
try:
DmaBufMR(pd, 1, 0, gpu=gpu)
except PyverbsRDMAError as ex:
if ex.error_code == errno.EOPNOTSUPP:
raise unittest.SkipTest('Reg dma-buf MR is not supported by the RDMA driver')
class DmaBufMRTest(PyverbsAPITestCase):
"""
Test various functionalities of the DmaBufMR class.
"""
def setUp(self):
super().setUp()
self.gpu = self.config['gpu']
self.gtt = self.config['gtt']
def test_dmabuf_reg_mr(self):
"""
Test ibv_reg_dmabuf_mr()
"""
check_dmabuf_support(self.gpu)
with PD(self.ctx) as pd:
check_dmabuf_mr_support(pd, self.gpu)
flags = u.get_dmabuf_access_flags(self.ctx)
for f in flags:
len = u.get_mr_length()
for off in [0, len//2]:
with DmaBufMR(pd, len, f, offset=off, gpu=self.gpu,
gtt=self.gtt) as mr:
pass
def test_dmabuf_dereg_mr(self):
"""
Test ibv_dereg_mr() with DmaBufMR
"""
check_dmabuf_support(self.gpu)
with PD(self.ctx) as pd:
check_dmabuf_mr_support(pd, self.gpu)
flags = u.get_dmabuf_access_flags(self.ctx)
for f in flags:
len = u.get_mr_length()
for off in [0, len//2]:
with DmaBufMR(pd, len, f, offset=off, gpu=self.gpu,
gtt=self.gtt) as mr:
mr.close()
def test_dmabuf_dereg_mr_twice(self):
"""
Verify that explicit call to DmaBufMR's close() doesn't fail
"""
check_dmabuf_support(self.gpu)
with PD(self.ctx) as pd:
check_dmabuf_mr_support(pd, self.gpu)
flags = u.get_dmabuf_access_flags(self.ctx)
for f in flags:
len = u.get_mr_length()
for off in [0, len//2]:
with DmaBufMR(pd, len, f, offset=off, gpu=self.gpu,
gtt=self.gtt) as mr:
# Pyverbs supports multiple destruction of objects,
# we are not expecting an exception here.
mr.close()
mr.close()
def test_dmabuf_reg_mr_bad_flags(self):
"""
Verify that DmaBufMR with illegal flags combination fails as expected
"""
check_dmabuf_support(self.gpu)
with PD(self.ctx) as pd:
check_dmabuf_mr_support(pd, self.gpu)
for i in range(5):
flags = random.sample([ibv_access_flags.IBV_ACCESS_REMOTE_WRITE,
ibv_access_flags.IBV_ACCESS_REMOTE_ATOMIC],
random.randint(1, 2))
mr_flags = 0
for i in flags:
mr_flags += i.value
try:
DmaBufMR(pd, u.get_mr_length(), mr_flags,
gpu=self.gpu, gtt=self.gtt)
except PyverbsRDMAError as err:
assert 'Failed to register a dma-buf MR' in err.args[0]
else:
raise PyverbsRDMAError('Registered a dma-buf MR with illegal falgs')
def test_dmabuf_write(self):
"""
Test writing to DmaBufMR's buffer
"""
check_dmabuf_support(self.gpu)
with PD(self.ctx) as pd:
check_dmabuf_mr_support(pd, self.gpu)
for i in range(10):
mr_len = u.get_mr_length()
flags = u.get_dmabuf_access_flags(self.ctx)
for f in flags:
for mr_off in [0, mr_len//2]:
with DmaBufMR(pd, mr_len, f, offset=mr_off,
gpu=self.gpu, gtt=self.gtt) as mr:
write_len = min(random.randint(1, MAX_IO_LEN),
mr_len)
mr.write('a' * write_len, write_len)
def test_dmabuf_read(self):
"""
Test reading from DmaBufMR's buffer
"""
check_dmabuf_support(self.gpu)
with PD(self.ctx) as pd:
check_dmabuf_mr_support(pd, self.gpu)
for i in range(10):
mr_len = u.get_mr_length()
flags = u.get_dmabuf_access_flags(self.ctx)
for f in flags:
for mr_off in [0, mr_len//2]:
with DmaBufMR(pd, mr_len, f, offset=mr_off,
gpu=self.gpu, gtt=self.gtt) as mr:
write_len = min(random.randint(1, MAX_IO_LEN),
mr_len)
write_str = 'a' * write_len
mr.write(write_str, write_len)
read_len = random.randint(1, write_len)
offset = random.randint(0, write_len-read_len)
read_str = mr.read(read_len, offset).decode()
assert read_str in write_str
def test_dmabuf_lkey(self):
"""
Test reading lkey property
"""
check_dmabuf_support(self.gpu)
with PD(self.ctx) as pd:
check_dmabuf_mr_support(pd, self.gpu)
length = u.get_mr_length()
flags = u.get_dmabuf_access_flags(self.ctx)
for f in flags:
with DmaBufMR(pd, length, f, gpu=self.gpu,
gtt=self.gtt) as mr:
mr.lkey
def test_dmabuf_rkey(self):
"""
Test reading rkey property
"""
check_dmabuf_support(self.gpu)
with PD(self.ctx) as pd:
check_dmabuf_mr_support(pd, self.gpu)
length = u.get_mr_length()
flags = u.get_dmabuf_access_flags(self.ctx)
for f in flags:
with DmaBufMR(pd, length, f, gpu=self.gpu,
gtt=self.gtt) as mr:
mr.rkey
class DmaBufRC(RCResources):
def __init__(self, dev_name, ib_port, gid_index, gpu, gtt):
"""
Initialize an DmaBufRC object.
:param dev_name: Device name to be used
:param ib_port: IB port of the device to use
:param gid_index: Which GID index to use
:param gpu: GPU unit to allocate dmabuf from
:gtt: Allocate dmabuf from GTT instead og VRAM
"""
self.gpu = gpu
self.gtt = gtt
super(DmaBufRC, self).__init__(dev_name=dev_name, ib_port=ib_port,
gid_index=gid_index)
def create_mr(self):
check_dmabuf_support(self.gpu)
check_dmabuf_mr_support(self.pd, self.gpu)
access = ibv_access_flags.IBV_ACCESS_LOCAL_WRITE | ibv_access_flags.IBV_ACCESS_REMOTE_WRITE
mr = DmaBufMR(self.pd, self.msg_size, access, gpu=self.gpu,
gtt=self.gtt)
self.mr = mr
def create_qp_attr(self):
qp_attr = QPAttr(port_num=self.ib_port)
qp_access = ibv_access_flags.IBV_ACCESS_LOCAL_WRITE | ibv_access_flags.IBV_ACCESS_REMOTE_WRITE
qp_attr.qp_access_flags = qp_access
return qp_attr
class DmaBufTestCase(RDMATestCase):
def setUp(self):
super(DmaBufTestCase, self).setUp()
self.iters = 100
self.gpu = self.config['gpu']
self.gtt = self.config['gtt']
def test_dmabuf_rc_traffic(self):
"""
Test send/recv using dma-buf MR over RC
"""
self.create_players(DmaBufRC, gpu=self.gpu, gtt=self.gtt)
u.traffic(**self.traffic_args)
def test_dmabuf_rdma_traffic(self):
"""
Test rdma write using dma-buf MR
"""
self.create_players(DmaBufRC, gpu=self.gpu, gtt=self.gtt)
u.rdma_traffic(**self.traffic_args, send_op=ibv_wr_opcode.IBV_WR_RDMA_WRITE)
class DeviceMemoryRes(RCResources):
def __init__(self, dev_name, ib_port, gid_index, remote_access=False, msg_size=1024):
"""
Initialize DM resources based on RC resources that include RC
QP.
:param dev_name: Device name to be used.
:param ib_port: IB port of the device to use.
:param gid_index: Which GID index to use.
:param remote_access: If True, enable remote access.
:param msg_size: Message size (default: 1024).
"""
self.remote_access = remote_access
super().__init__(dev_name=dev_name, ib_port=ib_port,
gid_index=gid_index, msg_size=msg_size)
def create_mr(self):
try:
self.dm = d.DM(self.ctx, d.AllocDmAttr(length=self.msg_size))
access = ibv_access_flags.IBV_ACCESS_ZERO_BASED | ibv_access_flags.IBV_ACCESS_LOCAL_WRITE
if self.remote_access:
access |= ibv_access_flags.IBV_ACCESS_REMOTE_WRITE | ibv_access_flags.IBV_ACCESS_REMOTE_READ | \
ibv_access_flags.IBV_ACCESS_REMOTE_ATOMIC
self.mr = DMMR(self.pd, self.msg_size, access, self.dm, 0)
except PyverbsRDMAError as ex:
if ex.error_code == errno.EOPNOTSUPP:
raise unittest.SkipTest(f'Reg DMMR with access={access} is not supported')
raise ex
def create_qp_attr(self):
qp_attr = QPAttr(port_num=self.ib_port)
qp_attr.qp_access_flags = ibv_access_flags.IBV_ACCESS_LOCAL_WRITE
if self.remote_access:
qp_attr.qp_access_flags |= ibv_access_flags.IBV_ACCESS_REMOTE_WRITE | ibv_access_flags.IBV_ACCESS_REMOTE_READ | \
ibv_access_flags.IBV_ACCESS_REMOTE_ATOMIC
return qp_attr
class DeviceMemoryTest(RDMATestCase):
"""
Test various functionalities of the DM class.
"""
def setUp(self):
super().setUp()
self.iters = 10
self.server = None
self.client = None
self.traffic_args = None
ctx = d.Context(name=self.dev_name)
if ctx.query_device_ex().max_dm_size == 0:
raise unittest.SkipTest('Device memory is not supported')
# Device memory can not work in scatter to cqe mode in MLX5 devices,
# therefore disable it and restore the default value at the end of the
# test.
self.set_env_variable('MLX5_SCATTER_TO_CQE', '0')
def test_dm_traffic(self):
self.create_players(DeviceMemoryRes)
u.traffic(**self.traffic_args)
def test_dm_remote_traffic(self):
self.create_players(DeviceMemoryRes, remote_access=True)
u.rdma_traffic(**self.traffic_args, send_op=ibv_wr_opcode.IBV_WR_RDMA_WRITE)
def test_dm_remote_write_traffic_imm(self):
self.create_players(DeviceMemoryRes, remote_access=True)
u.traffic(**self.traffic_args, send_op=ibv_wr_opcode.IBV_WR_RDMA_WRITE_WITH_IMM)
def test_dm_remote_read_traffic(self):
self.create_players(DeviceMemoryRes, remote_access=True)
u.rdma_traffic(**self.traffic_args, send_op=ibv_wr_opcode.IBV_WR_RDMA_READ)
def test_dm_atomic_fetch_add(self):
self.create_players(DeviceMemoryRes, remote_access=True, msg_size=8)
u.atomic_traffic(**self.traffic_args, send_op=ibv_wr_opcode.IBV_WR_ATOMIC_FETCH_AND_ADD)
def test_dm_atomic_cmp_swp(self):
self.create_players(DeviceMemoryRes, remote_access=True, msg_size=8)
u.atomic_traffic(**self.traffic_args, send_op=ibv_wr_opcode.IBV_WR_ATOMIC_CMP_AND_SWP)
|