File: inst.cc

package info (click to toggle)
sdcc 3.8.0%2Bdfsg-2
  • links: PTS, VCS
  • area: main
  • in suites: buster
  • size: 99,212 kB
  • sloc: ansic: 918,594; cpp: 69,526; makefile: 56,790; sh: 29,616; asm: 12,364; perl: 12,136; yacc: 7,179; lisp: 1,672; python: 812; lex: 773; awk: 495; sed: 89
file content (96 lines) | stat: -rw-r--r-- 1,896 bytes parent folder | download | duplicates (12)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
/*
 * Simulator of microcontrollers (inst.cc)
 *
 * Copyright (C) 1999,99 Drotos Daniel, Talker Bt.
 * 
 * To contact author send email to drdani@mazsola.iit.uni-miskolc.hu
 *
 */

/* This file is part of microcontroller simulator: ucsim.

UCSIM is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.

UCSIM is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with UCSIM; see the file COPYING.  If not, write to the Free
Software Foundation, 59 Temple Place - Suite 330, Boston, MA
02111-1307, USA. */
/*@1@*/

#include "ddconfig.h"

// local
#include "avrcl.h"
#include "regsavr.h"


/*
 * No Instruction
 * NOP
 * 0000 0000 0000 0000
 *----------------------------------------------------------------------------
 */

int
cl_avr::nop(t_mem code)
{
  return(resGO);
}


/*
 * Sleep
 * SLEEP
 * 1001 0101 100X 1000
 *____________________________________________________________________________
 */

int
cl_avr::sleep(t_mem code)
{
  sleep_executed= 1;
  return(resGO);
}


/*
 * Watchdog Reset
 * WDR
 * 1001 0101 101X 1000
 *____________________________________________________________________________
 */

int
cl_avr::wdr(t_mem code)
{
  //FIXME
  return(resGO);
}


/*
 * Set all bits in Register
 * SER Rd  16<=d<=31
 * 1110 1111 dddd 1111
 *____________________________________________________________________________
 */

int
cl_avr::ser_Rd(t_mem code)
{
  t_addr d= (code&0xf0)>>4;
  t_mem data= 0xff;
  ram->write(d, data);
  return(resGO);
}


/* End of avr.src/inst.cc */