1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
|
/*
* Simulator of microcontrollers (serialcl.h)
*
* Copyright (C) 1999,99 Drotos Daniel, Talker Bt.
*
* To contact author send email to drdani@mazsola.iit.uni-miskolc.hu
*
*/
/* This file is part of microcontroller simulator: ucsim.
UCSIM is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.
UCSIM is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with UCSIM; see the file COPYING. If not, write to the Free
Software Foundation, 59 Temple Place - Suite 330, Boston, MA
02111-1307, USA. */
/*@1@*/
/* $Id: serialcl.h 623 2017-02-03 18:09:49Z drdani $ */
#ifndef STM8_SERIALCL_HEADER
#define STM8_SERIALCL_HEADER
#include "fiocl.h"
#include "stypes.h"
#include "pobjcl.h"
#include "uccl.h"
#include "serial_hwcl.h"
#include "newcmdposixcl.h"
class cl_serial_listener;
class cl_serial: public cl_serial_hw
{
protected:
bool clk_enabled;
t_addr base;
int type, txit, rxit;
class cl_memory_cell *regs[12];
int div;
int mcnt;
bool sr_read; // last op was read of SR
u8_t s_in; // Serial channel input reg
u8_t s_out; // Serial channel output reg
u8_t s_txd; // TX data register
bool s_sending; // Transmitter is working (s_out is not empty)
bool s_receiving; // Receiver is working (s_in is shifting)
bool s_tx_written; // TX data reg has been written
int s_rec_bit; // Bit counter of receiver
int s_tr_bit; // Bit counter of transmitter
uchar bits; // Nr of bits to send/receive
bool ren; // Receiving is enabled
bool ten; // Transmitter is enabled
bool en; // USART is enabled
public:
cl_serial(class cl_uc *auc,
t_addr abase,
int ttype, int atxit, int arxit);
virtual ~cl_serial(void);
virtual int init(void);
virtual int cfg_size(void) { return 10; }
virtual void new_hw_added(class cl_hw *new_hw);
virtual void added_to_uc(void);
virtual t_mem read(class cl_memory_cell *cell);
virtual void write(class cl_memory_cell *cell, t_mem *val);
virtual t_mem conf_op(cl_memory_cell *cell, t_addr addr, t_mem *val);
virtual int tick(int cycles);
virtual void start_send();
virtual void restart_send();
virtual void finish_send();
virtual void received();
virtual void reset(void);
virtual void happen(class cl_hw *where, enum hw_event he,
void *params);
virtual void pick_div();
virtual void pick_ctrl();
virtual void show_writable(bool val);
virtual void show_readable(bool val);
virtual void show_tx_complete(bool val);
virtual void show_idle(bool vol);
virtual void set_dr(t_mem val);
virtual void print_info(class cl_console_base *con);
};
#endif
/* End of stm8.src/serialcl.h */
|
