1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
|
/*
* Simulator of microcontrollers (interrupt.cc)
*
* Copyright (C) 1999,99 Drotos Daniel, Talker Bt.
*
* To contact author send email to drdani@mazsola.iit.uni-miskolc.hu
*
*/
/* This file is part of microcontroller simulator: ucsim.
UCSIM is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.
UCSIM is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with UCSIM; see the file COPYING. If not, write to the Free
Software Foundation, 59 Temple Place - Suite 330, Boston, MA
02111-1307, USA. */
/*@1@*/
// prj
#include <stdarg.h>
#include "utils.h"
// sim
#include "itsrccl.h"
// local
#include "interruptcl.h"
#include "regs51.h"
//#include "uc51cl.h"
#include "types51.h"
cl_interrupt::cl_interrupt(class cl_uc *auc):
cl_hw(auc, HW_INTERRUPT, 0, "irq")
{
was_reti= false;
}
int
cl_interrupt::init(void)
{
cl_hw::init();
sfr= uc->address_space(MEM_SFR_ID);
if (sfr)
{
register_cell(sfr, IE);
cell_tcon= register_cell(sfr, TCON);
bit_INT0= sfr->read(P3) & bm_INT0;
bit_INT1= sfr->read(P3) & bm_INT1;
cl_address_space *bas= uc->address_space("bits");
cell_it0= register_cell(bas, 0x88);
cell_it1= register_cell(bas, 0x8a);
}
return(0);
}
void
cl_interrupt::added_to_uc(void)
{
class cl_address_space *sfr= uc->address_space(MEM_SFR_ID);
class cl_it_src *is;
uc->it_sources->add(is= new cl_it_src(uc, bmEX0,
sfr->get_cell(IE), bmEX0,
sfr->get_cell(TCON), bmIE0,
0x0003, true, false,
"external #0", 1));
is->init();
uc->it_sources->add(is= new cl_it_src(uc, bmEX1,
sfr->get_cell(IE), bmEX1,
sfr->get_cell(TCON), bmIE1,
0x0013, true, false,
"external #1", 3));
is->init();
}
void
cl_interrupt::write(class cl_memory_cell *cell, t_mem *val)
{
if (cell == cell_it0)
bit_IT0= *val;
else if (cell == cell_it1)
bit_IT1= *val;
else if (cell == cell_tcon)
{
bit_IT0= *val & bmIT0;
bit_IT1= *val & bmIT1;
}
else
// IE register
was_reti= true;
}
/*void
cl_interrupt::mem_cell_changed(class cl_m *mem, t_addr addr)
{
}*/
int
cl_interrupt::tick(int cycles)
{
if (!bit_IT0 && !bit_INT0)
cell_tcon->set_bit1(bmIE0);
if (!bit_IT1 && !bit_INT1)
cell_tcon->set_bit1(bmIE1);
return(resGO);
}
void
cl_interrupt::reset(void)
{
was_reti= false;
}
void
cl_interrupt::happen(class cl_hw *where, enum hw_event he, void *params)
{
struct ev_port_changed *ep= (struct ev_port_changed *)params;
if (where->cathegory == HW_PORT &&
he == EV_PORT_CHANGED &&
ep->id == 3)
{
t_mem p3n= ep->new_pins & ep->new_value;
t_mem p3o= ep->pins & ep->prev_value;
if (bit_IT0 &&
!(p3n & bm_INT0) &&
(p3o & bm_INT0))
cell_tcon->set_bit1(bmIE0);
if (bit_IT1 &&
!(p3n & bm_INT1) &&
(p3o & bm_INT1))
cell_tcon->set_bit1(bmIE1);
bit_INT0= p3n & bm_INT0;
bit_INT1= p3n & bm_INT1;
}
}
void
cl_interrupt::print_info(class cl_console_base *con)
{
//int ie= sfr->get(IE);
int i;
con->dd_printf("Interrupts are %s. Interrupt sources:\n",
(uc->it_enabled())?"enabled":"disabled");
con->dd_printf(" Handler En Pr Req Act Name\n");
for (i= 0; i < uc->it_sources->count; i++)
{
class cl_it_src *is= (class cl_it_src *)(uc->it_sources->at(i));
con->dd_printf(" 0x%06x", AU(is->addr));
con->dd_printf(" %-3s", (is->enabled())?"en":"dis");
con->dd_printf(" %2d", uc->priority_of(is->ie_mask));
con->dd_printf(" %-3s", (is->pending())?"YES":"no");
con->dd_printf(" %-3s", (is->active)?"act":"no");
con->dd_printf(" %s", object_name(is));
con->dd_printf("\n");
}
con->dd_printf("Active interrupt service(s):\n");
con->dd_printf(" Pr Handler PC Source\n");
for (i= 0; i < uc->it_levels->count; i++)
{
class it_level *il= (class it_level *)(uc->it_levels->at(i));
if (il->level >= 0)
{
con->dd_printf(" %2d", il->level);
con->dd_printf(" 0x%06x", AU(il->addr));
con->dd_printf(" 0x%06x", AU(il->PC));
con->dd_printf(" %s", (il->source)?(object_name(il->source)):
"nothing");
con->dd_printf("\n");
}
}
print_cfg_info(con);
}
/* End of s51.src/interrupt.cc */
|
