1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138
|
#! /usr/bin/env python
###############################################################################
#
# simulavr - A simulator for the Atmel AVR family of microcontrollers.
# Copyright (C) 2001, 2002 Theodore A. Roth
#
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; either version 2 of the License, or
# (at your option) any later version.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this program; if not, write to the Free Software
# Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
#
###############################################################################
#
# $Id: test_MULS.py,v 1.1 2002/04/02 16:12:55 troth Exp $
#
"""Test the MULS opcode.
"""
import base_test
from registers import Reg, SREG
class MULS_TestFail(base_test.TestFail): pass
class base_MULS(base_test.opcode_test):
"""Generic test case for testing MULS opcode.
description: multiply two signed numbers and save the result in R1:R0 (highb:lowbyte)
opcode: 0000 0010 dddd rrrr 16 <= d,r <= 31
changes: R1,R0,SREG: C set if R15 set, Z set if result 0x0000
"""
def setup(self):
# Set SREG to zero or only C flag set
self.setup_regs[Reg.SREG] = 0x0
# Set the register values
self.setup_regs[self.Rd] = self.Vd & 0xff
self.setup_regs[self.Rr] = self.Vr & 0xff
# Return the raw opcode
return 0x0200 | (self.Rr & 0x0f) | (self.Rd & 0x0f) << 4
def analyze_results(self):
self.reg_changed.extend( [Reg.R00, Reg.R01, Reg.SREG] )
if (self.Vd & 0x80):
# Vd is a negative 8 bit number, so convert to 32 bit
self.Vd |= -256
if (self.Vr & 0x80):
# Vd is a negative 8 bit number, so convert to 32 bit
self.Vr |= -256
# check that result is correct
res = (self.Vd * self.Vr)
expect = res & 0xffff
got = self.anal_regs[Reg.R00] | self.anal_regs[Reg.R01] << 8
if expect != got:
self.fail('MULS calc r%02d, r%02d: %d * %d = (expect=%04x, got=%04x)' % (
self.Rd, self.Rr, self.Vd,
self.Vr, expect, got))
expect_sreg = 0
# calculate what we expect sreg to be
C = (expect & 0x8000) >> 15
expect_sreg += (expect == 0) << SREG.Z
expect_sreg += C << SREG.C
got_sreg = self.anal_regs[Reg.SREG]
if expect_sreg != got_sreg:
self.fail('MULS flag setting: 0x%d * 0x%d -> SREG (expect=%02x, got=%02x)' % (
self.Vd, self.Vr, expect_sreg, got_sreg))
#
# Template code for test case.
# The fail method will raise a test specific exception.
#
template = """
class MULS_rd%02d_vd%02x_rr%02d_vr%02x_TestFail(MULS_TestFail): pass
class test_MULS_rd%02d_vd%02x_rr%02d_vr%02x(base_MULS):
Rd = %d
Vd = %d
Rr = %d
Vr = %d
def fail(self,s):
raise MULS_rd%02d_vd%02x_rr%02d_vr%02x_TestFail, s
"""
#
# Define a list of test values such that we all the cases of SREG bits being set.
#
vals = (
( 0x00, 0x00),
( 0xff, 0x01),
( 0x01, 0xff),
( 0xff, 0xff),
( 0xff, 0x00),
( 0x00, 0xb3),
( 0x80, 0x7f),
( 0x80, 0x80),
( 0x7f, 0x7f),
( 0x4d, 0x4d),
)
#
# automagically generate the test_MULS_rdNN_vdXX_rrNN_vrXX_C[01] class definitions.
# For these, we don't want Rd=Rr as that is a special case handled below.
#
code = ''
step = 3
for d in range(16,32,step):
for r in range(17,32,step):
for vd,vr in vals:
args = (d, vd, r, vr)*4
code += template % args
#
# Special case when Rd==Rr, make sure Vd==Vr.
#
for d in range(16,32,step):
for vd,vr in vals:
args = (d, vd, d, vd)*4
code += template % args
exec code
|