1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
|
#! /usr/bin/env python
###############################################################################
#
# simulavr - A simulator for the Atmel AVR family of microcontrollers.
# Copyright (C) 2001, 2002 Theodore A. Roth
#
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; either version 2 of the License, or
# (at your option) any later version.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this program; if not, write to the Free Software
# Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
#
###############################################################################
#
# $Id: test_BLD.py,v 1.2 2002/02/20 21:28:31 troth Exp $
#
"""Test the BLD opcode.
"""
import base_test
from registers import Reg, SREG
class BLD_TestFail(base_test.TestFail): pass
class base_BLD(base_test.opcode_test):
"""Generic test case for testing BLD opcode.
Bit load from the T flag in SREG to bin in register.
opcode is '1111 100d dddd 0bbb' where d is register and b is the register bit.
Only registers PC and Rd should be changed.
"""
def setup(self):
# set the T flag in sreg
self.setup_regs[Reg.SREG] = self.T << SREG.T
# set the given register's bits to complement of T value
if self.T == 0:
self.setup_regs[self.reg] = 0xff
else:
self.setup_regs[self.reg] = 0x0
return 0xF800 | (self.reg << 4) | self.bit
def analyze_results(self):
self.reg_changed.append(self.reg)
# check that register value is correct
if self.T == 0:
expect = 0xff & ~(1 << self.bit)
else:
expect = (1 << self.bit)
got = self.anal_regs[self.reg]
if expect != got:
self.fail('r%02d bit %d not T(%d): expect=%02x, got=%02x' % (
self.reg, self.bit, self.T, expect, got))
#
# Template code for test case.
# The fail method will raise a test specific exception.
#
template = """
class BLD_r%02d_bit%d_T%d_TestFail(BLD_TestFail): pass
class test_BLD_r%02d_bit%d_T%d(base_BLD):
reg = %d
bit = %d
T = %d
def fail(self,s):
raise BLD_r%02d_bit%d_T%d_TestFail, s
"""
#
# automagically generate the test_BLD_rNN_bitN_T[01] class definitions
#
code = ''
for t in (0,1):
for r in range(32):
for b in range(8):
code += template % (r,b,t, r,b,t, r,b,t, r,b,t)
exec code
|
