1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
|
#! /usr/bin/env python
###############################################################################
#
# simulavr - A simulator for the Atmel AVR family of microcontrollers.
# Copyright (C) 2001, 2002 Theodore A. Roth
#
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; either version 2 of the License, or
# (at your option) any later version.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with this program; if not, write to the Free Software
# Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
#
###############################################################################
#
# $Id: test_STD_Z.py,v 1.1 2002/04/04 22:16:54 troth Exp $
#
"""Test the STD_Z opcode.
"""
import base_test
from registers import Reg, SREG
class STD_Z_TestFail(base_test.TestFail): pass
class base_STD_Z(base_test.opcode_test):
"""Generic test case for testing STD_Z opcode.
STD_Z - Store Indirect to data space from Register using index Z with
displacement, q.
Operation: (Z+q) <- Rd
opcode is '10q0 qq1d dddd 0qqq' where 0 <= d <= 31, 0 <= q <= 63
Only registers PC should be changed.
"""
def setup(self):
# Set the register values
self.setup_regs[self.Rd] = self.Vd
self.setup_regs[Reg.R30] = (self.Z & 0xff)
self.setup_regs[Reg.R31] = (self.Z >> 8)
# Return the raw opcode
op_q = ((self.q & 0x20) << 8) | ((self.q & 0x18) << 7) | (self.q & 0x3)
return 0x8200 | (self.Rd << 4) | op_q
def analyze_results(self):
# check that result is correct
# FIXME: [TRoth 2002/04/04] Is this really what we should expect?
if self.Rd == Reg.R30:
expect = self.setup_regs[Reg.R30]
elif self.Rd == Reg.R31:
expect = self.setup_regs[Reg.R31]
else:
expect = self.Vd
got = self.mem_byte_read( self.Z + self.q )
if expect != got:
self.fail('STD_Z: expect=%02x, got=%02x' % (expect, got))
#
# Template code for test case.
# The fail method will raise a test specific exception.
#
template = """
class STD_Z_r%02d_Z%04x_q%02x_v%02x_TestFail(STD_Z_TestFail): pass
class test_STD_Z_r%02d_Z%04x_q%02x_v%02x(base_STD_Z):
Rd = %d
Z = 0x%x
q = 0x%x
Vd = 0x%x
def fail(self,s):
raise STD_Z_r%02d_Z%04x_q%02x_v%02x_TestFail, s
"""
#
# automagically generate the test_STD_Z_* class definitions.
#
code = ''
for d in range(0,32):
for z in (0x10f, 0x1ff):
for q in range(0,64,0x10):
for v in (0xaa, 0x55):
args = (d,z,q,v)*4
code += template % args
exec code
|
