File: vst.cpp

package info (click to toggle)
simulavr 1.0.0%2Bgit20160221.e53413b-1
  • links: PTS
  • area: main
  • in suites: buster
  • size: 5,748 kB
  • sloc: cpp: 35,491; python: 6,991; ansic: 3,567; makefile: 1,072; sh: 653; asm: 414; tcl: 320
file content (73 lines) | stat: -rw-r--r-- 2,135 bytes parent folder | download | duplicates (2)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
/*
** Copyright (C) 2015 Klaus Rudolph <lts-rudolph@gmx.de>
**  
** This program is free software; you can redistribute it and/or modify
** it under the terms of the GNU General Public License as published by
** the Free Software Foundation; either version 2 of the License, or
** (at your option) any later version.
**  
** This program is distributed in the hope that it will be useful,
** but WITHOUT ANY WARRANTY; without even the implied warranty of
** MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
** GNU General Public License for more details.
**  
** You should have received a copy of the GNU General Public License along
** with this program; if not, write to the Free Software Foundation, Inc.,
** 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA..
**  
*/

#include <avr/io.h>
#include <avr/interrupt.h>

// PA0 -> output, toggles programaticaly in 4 states, see below
// PA1 -> output, as above, will not be connected, only for scope
// PA2 -> input,  drives then other PIN
// PA3 -> output, is driven indirect from previous PIN
// PA4 -> shows that the driver is active ( not tri-state or PullUp )
// PA5 -> shows the logic lever of PORT independend of driver

void Init()
{
    DDRA = 0x20|0x10|0x08|0x2|0x01; // Pin 0,1,3,4,5 output
}

void WaitAndMirror()
{
    for ( int i = 0; i<10; i++)
    {
        // Read Pin 2
        bool pin = PINA & 4;
        // Mirror to Pin 3
        PORTA = (PORTA & ( 0xff - ( 1 << 3) )) | ( pin << 3); 
    }
}

int main()
{
    Init();

    // the loop drives PIN 0+1 to 4 states. Verilog has to calculate the results of all combinations
    // of low,high,tristate and pull up.
    
    while (1) 
    {
        DDRA    &= 0xff - 0x03; // drive to TriState
        PORTA   &= 0xff - 0x10; // shows driver is disabled 

        WaitAndMirror();

        PORTA |= 0x20|0x03;     // drive PullUp

        WaitAndMirror();

        DDRA  |= 0x03;          // drive Port to 1
        PORTA |= 0x10;          // show that our driver is enabled

        WaitAndMirror();

        PORTA &= 0xff - ( 0x20| 3); // drive Port to 0

        WaitAndMirror();
    };
}