1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
|
from simtestutil import SimTestCase, SimTestLoader
import pysimulavr
class TestCase(SimTestCase):
ADC_CLOCK = 8000 # ADC clock is 125kHz
adc1_pin = {
"atmega16": "A1",
"atmega644": "A1",
"at90can32": "F1",
"atmega16": "A1",
"atmega128": "F1",
"atmega48": "C1",
}
adc2_pin = {
"atmega16": "A2",
"atmega644": "A2",
"at90can32": "F2",
"atmega128": "F2",
}
adc3_pin = {
"atmega16": "A3",
"atmega644": "A3",
"at90can32": "F3",
"atmega128": "F3",
}
def assertComplete(self, pValue, nValue, refValue):
v = self.sim.getWordByName(self.dev, "adc_value")
c = self.sim.getByteByName(self.dev, "complete")
e = int(((pValue - nValue) / refValue) * 512) & 0x3ff
self.assertEqual(v, e, "expected adc value is 0x%x, got 0x%x" % (e, v))
self.assertEqual(c, 1, "conversion is completed")
def test_00(self):
"""check adc conversion, differential channel"""
self.assertDevice()
self.assertStartTime()
# create analog pin as injector and connect to ADC1
a1pin = pysimulavr.Pin(1.0) # set to 1V level
net1 = pysimulavr.Net()
net1.Add(a1pin)
net1.Add(self.dev.GetPin(self.adc1_pin[self.processorName])) # connect to ADC1
# create analog pin as injector and connect to ADC2
a2pin = pysimulavr.Pin(1.32) # set to 1.32V level
net2 = pysimulavr.Net()
net2.Add(a2pin)
net2.Add(self.dev.GetPin(self.adc2_pin[self.processorName])) # connect to ADC2
# create analog pin as injector and connect to ADC3
a3pin = pysimulavr.Pin(0.4) # set to 0.4V level
net3 = pysimulavr.Net()
net3.Add(a3pin)
net3.Add(self.dev.GetPin(self.adc3_pin[self.processorName])) # connect to ADC3
# skip initialisation
self.assertInitDone()
# check, that we are not in idle loop ...
self.assertEqual(self.sim.getByteByName(self.dev, "in_loop"), 0, "not in idle loop")
# run
self.sim.doRun(self.sim.getCurrentTime() + (15 * self.ADC_CLOCK))
# check, that we are now in idle loop ...
self.assertEqual(self.sim.getByteByName(self.dev, "in_loop"), 1, "in idle loop")
c = self.sim.getByteByName(self.dev, "complete")
self.assertEqual(c, 0, "conversion is not completed")
# run, first conversion, channel A2 / A1
self.sim.doRun(self.sim.getCurrentTime() + (12 * self.ADC_CLOCK))
# get ADC value
self.assertComplete(1.32, 1.0, 2.56)
# start next conversion
self.sim.setByteByName(self.dev, "complete", 2)
# run, further conversion, channel A3 / A1
self.sim.doRun(self.sim.getCurrentTime() + (15 * self.ADC_CLOCK))
# get ADC value
self.assertComplete(0.4, 1.0, 2.56)
if __name__ == '__main__':
from unittest import TextTestRunner
tests = SimTestLoader("adc_diff_atmega16.elf").loadTestsFromTestCase(TestCase)
TextTestRunner(verbosity = 2).run(tests)
# EOF
|
