File: adc_int.c

package info (click to toggle)
simulavr 1.0.0%2Bgit20160221.e53413b-1
  • links: PTS
  • area: main
  • in suites: buster
  • size: 5,748 kB
  • sloc: cpp: 35,491; python: 6,991; ansic: 3,567; makefile: 1,072; sh: 653; asm: 414; tcl: 320
file content (54 lines) | stat: -rw-r--r-- 970 bytes parent folder | download | duplicates (2)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
#include <avr/interrupt.h>

#include <avr/io.h>

volatile unsigned short adc_value = 0;
volatile unsigned char complete = 0;
volatile unsigned char in_loop = 0;

#if defined(PROC_at90s4433) || defined(PROC_atmega8)
#define CTLREG ADCSR
#else
#define CTLREG ADCSRA
#endif

void init(void) {
#ifdef PROC_attiny25
    // ADMUX: channel 0, REF=5 (1 would also be possible!)
    ADMUX = 0x50;
#else
    // ADMUX: channel 0, ADCBG = 0 (at90s4433 only)
    ADMUX = 0x00;
#endif
    // ADEN = 1, ADIE = 1, ADPS = 5 CKx32 = 125kHz
    CTLREG = 0x8d;
}

ISR(ADC_vect) {
    // read ADC value
    adc_value = ADCL | (ADCH << 8);    
    complete = 1;
}

int main(void) {

    init();

    // start ADC
    complete = 0;
    CTLREG = 0xcd;

    // enable interrupts
    sei();

    do {
        in_loop = 1;
        if(complete == 2) {
            // start next conversion
            complete = 0;
            CTLREG |= _BV(ADSC);
        }
    } while(1); // do forever
}

// EOF