File: eeprom_int.c

package info (click to toggle)
simulavr 1.0.0%2Bgit20160221.e53413b-1
  • links: PTS
  • area: main
  • in suites: buster
  • size: 5,748 kB
  • sloc: cpp: 35,491; python: 6,991; ansic: 3,567; makefile: 1,072; sh: 653; asm: 414; tcl: 320
file content (46 lines) | stat: -rw-r--r-- 952 bytes parent folder | download | duplicates (2)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
#include <avr/interrupt.h>

#include <avr/io.h>
#include <avr/eeprom.h>

volatile unsigned char in_loop = 0;
volatile unsigned char complete = 1;

typedef struct {
    unsigned char dummy; // Addr. 0, don't use
    unsigned char byte1;
} eep_t;
eep_t EEMEM eep = { 0, 0x33 };

#if defined(PROC_attiny25) || defined(PROC_atmega8) || defined(PROC_at90s4433)
ISR(EE_RDY_vect) {
#elif defined(PROC_attiny2313)
ISR(EEPROM_READY_vect) {
#else
ISR(EE_READY_vect) {
#endif
    // EEPROM cell written, reset EERIE
    EECR &= ~_BV(EERIE);
    complete = 1;
}

int main(void) {

    sei();

    do {
        in_loop = 1;
        if(complete == 2) {
            EEDR = 0x66;
            EEARL = 0x01;
#if !defined(PROC_at90s4433) && !defined(PROC_attiny2313)
            EEARH = 0x00;
#endif
            EECR = 0x0c; // set EERIE and EEMWE
            EECR = 0x0a; // set EERIE and EEWE
            complete = 0;
        }
    } while(1); // do forever
}

// EOF