File: ext_int1.py

package info (click to toggle)
simulavr 1.0.0%2Bgit20160221.e53413b-3
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 6,740 kB
  • sloc: cpp: 35,491; python: 6,995; ansic: 3,567; makefile: 1,075; sh: 653; asm: 414; tcl: 320; javascript: 32
file content (24 lines) | stat: -rw-r--r-- 475 bytes parent folder | download | duplicates (2) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
 
from simtestutil import SimTestLoader

import ext_int0

class TestCase(ext_int0.TestCase):
  
  extpin = {
    "atmega128":  "D1",
    "atmega16":   "D3",
    "atmega48":   "D3",
    "attiny2313": "D3",
    "at90s8515":  "D3",
    "at90s4433":  "D3",
  }
  
  ctrlshift = 2
  
if __name__ == '__main__':
  
  from unittest import TextTestRunner
  tests = SimTestLoader("ext_int1_atmega16.elf").loadTestsFromTestCase(TestCase)
  TextTestRunner(verbosity = 2).run(tests)

# EOF