1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
|
#! /usr/bin/env python
###############################################################################
#
# simulavr - A simulator for the Atmel AVR family of microcontrollers.
# Copyright (C) 2001, 2002 Theodore A. Roth
#
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; either version 2 of the License, or
# (at your option) any later version.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License along
# with this program; if not, write to the Free Software Foundation, Inc.,
# 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
#
###############################################################################
#
# $Id: test_BRBC.py,v 1.1 2004/07/31 00:59:11 rivetwa Exp $
#
"""Test the BRBC opcode.
The following opcodes are pseudonyms for BRBC:
BRNE, BRCC, BRSH, BRPL, BRGE, BRHC, BRTC, BRVC, BRID
"""
import base_test
from registers import Reg
class BRBC_TestFail(base_test.TestFail): pass
class base_BRBC(base_test.opcode_test):
"""Generic test case for testing BRBC opcode.
Branch if sreg bit cleared.
opcode is '1111 01kk kkkk ksss' where k is pc offset and s is sreg bit.
No registers except for PC should have changed.
"""
# FIXME: Offsets can wrap around ends of flash. Need to mask expect value
# with size of flash. Once done, need to test it.
k = 20
def setup(self):
# set the sreg bit we are interrested in
self.setup_regs[Reg.SREG] = self.val << self.bit
return 0xF400 | self.bit | ((self.k&0x7f)<<3)
def analyze_results(self):
self.is_pc_checked = 1
expect = self.setup_regs[Reg.PC] + 2
if self.val == 0:
expect += (self.k * 2)
got = self.anal_regs[Reg.PC]
if expect != got:
self.fail('PC not incremented: expect=%x, got=%x' % (expect, got))
#
# Template code for test case.
# The fail method will raise a test specific exception.
#
template = """
class BRBC_bit%d_is_%d_TestFail(BRBC_TestFail): pass
class test_BRBC_bit%d_is_%d(base_BRBC):
bit = %d
val = %d
def fail(self,s):
raise BRBC_bit%d_is_%d_TestFail(s)
"""
#
# automagically generate the test_BRBC_bitN_is_[01] class definitions
#
code = ''
for b in range(8):
for v in range(2):
code += template % (b,v,b,v,b,v,b,v)
exec(code)
|
