1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
|
#! /usr/bin/env python
###############################################################################
#
# simulavr - A simulator for the Atmel AVR family of microcontrollers.
# Copyright (C) 2001, 2002 Theodore A. Roth
# Copyright (C) 2015 Christian Taedcke
#
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; either version 2 of the License, or
# (at your option) any later version.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License along
# with this program; if not, write to the Free Software Foundation, Inc.,
# 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
#
###############################################################################
"""Test the EICALL opcode.
"""
import base_test
from registers import Reg
class EICALL_TestFail(base_test.TestFail): pass
class base_EICALL(base_test.opcode_eind_stack_test):
"""Generic test case for testing EICALL opcode.
The derived class must provide the reg member and the fail method.
EICALL - Extended ndirect call to subroutine
PC(15:0) <- Z(15:0)
PC(21:16) <- EIND(7:0)
STACK <- PC + 1
SP <- SP - 3
(3 bytes, 22 bit PC)
opcode is '1001 0101 0001 1001'
"""
def ensure_target_supports_opcode(self):
if (not self.target.has_eind):
self.opcode_not_supported()
def setup(self):
if (not self.target.has_eind):
self.fail('EICALL failed: Not supported by this device %s' % self.target.device)
# setup PC
self.setup_regs[Reg.PC] = 0xff * 2
# setup Z register (Z = R31:R30)
self.setup_regs[Reg.R30] = self.k & 0xff
self.setup_regs[Reg.R31] = self.k >> 8 & 0xff
#setup EIND register
self.write_register_eind(self.eind & 0xff)
return 0x9519
def analyze_results(self):
self.reg_changed.append( Reg.SP )
self.is_pc_checked = 1
expect = self.k + (self.eind << 16)
got = self.anal_regs[Reg.PC] / 2
if expect != got:
self.fail('EICALL failed: expect=%x, got=%x' % (expect, got))
expect = self.setup_regs[Reg.SP] - self.target.pc_size
got = self.anal_regs[Reg.SP]
if got != expect:
self.fail('EICALL stack push failed: expect=%04x, got=%04x' % (
expect, got ))
#
# Template code for test case.
# The fail method will raise a test specific exception.
#
template = """
class EICALL_k%04x_ei%02x_TestFail(EICALL_TestFail): pass
class test_EICALL_k%04x_ei%02x(base_EICALL):
k = 0x%x
eind = 0x%x
def fail(self,s):
raise EICALL_k%04x_ei%02x_TestFail(s)
"""
#
# automagically generate the test_EICALL_* class definitions
#
code = ''
for k in (0x100,0x3ff):
for eind in (0x00, 0x01):
km = k & 0x3fffff
args = (km, eind) * 4
code += template % args
exec(code)
|
