File: test_ELPM.py

package info (click to toggle)
simulavr 1.0.0%2Bgit20160221.e53413b-3
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 6,740 kB
  • sloc: cpp: 35,491; python: 6,995; ansic: 3,567; makefile: 1,075; sh: 653; asm: 414; tcl: 320; javascript: 32
file content (99 lines) | stat: -rw-r--r-- 2,747 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
#! /usr/bin/env python
###############################################################################
#
# simulavr - A simulator for the Atmel AVR family of microcontrollers.
# Copyright (C) 2001, 2002  Theodore A. Roth
# Copyright (C) 2015        Christian Taedcke
#
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; either version 2 of the License, or
# (at your option) any later version.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License along
# with this program; if not, write to the Free Software Foundation, Inc.,
# 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
#
###############################################################################

"""Test the ELPM opcode.
"""

import base_test
from registers import Reg, SREG

class ELPM_TestFail(base_test.TestFail): pass

class base_ELPM(base_test.opcode_rampz_test):
	"""Generic test case for testing ELPM opcode.

	ELPM - Extended Load Program Memory

	Operation: R0 <- (RAMPZ:Z)

	opcode is '1001 0101 1101 1000'

	Only registers PC and R00 should be changed.
	"""

	def ensure_target_supports_opcode(self):
		if (not self.target.has_rampz):
			self.opcode_not_supported()

	def setup(self):
                # Set the register values
		self.setup_regs[Reg.R00] = 0
		self.setup_regs[Reg.R30] = (self.Z & 0xff)
		self.setup_regs[Reg.R31] = (self.Z >> 8)

		#setup RAMPZ register
		self.write_register_rampz(self.rampz & 0xff)

		# set up the val in memory
		self.prog_word_write(((self.rampz << 16) + self.Z) & 0xfffffe, 0xaa55 )

		# Return the raw opcode
		return 0x95D8

	def analyze_results(self):
		self.reg_changed.extend( [Reg.R00] )
		
		# check that result is correct
		if self.Z & 0x1:
			expect = 0xaa
		else:
			expect = 0x55

		got = self.anal_regs[Reg.R00]
		
		if expect != got:
			self.fail('ELPM: expect=%02x, got=%02x' % (expect, got))

#
# Template code for test case.
# The fail method will raise a test specific exception.
#
template = """
class ELPM_Z%04x_RZ%02x_TestFail(ELPM_TestFail): pass

class test_ELPM_Z%04x_RZ%02x(base_ELPM):
	Z = 0x%x
	rampz = 0x%x
	def fail(self,s):
		raise ELPM_Z%04x_RZ%02x_TestFail(s)
"""

#
# automagically generate the test_ELPM_* class definitions.
#
code = ''
for z in (0x10, 0x11, 0x100, 0x101):
        for rampz in (0x00, 0x01, 0x02):
                args = (z, rampz) * 4
                code += template % args
exec(code)