1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114
|
#! /usr/bin/env python
###############################################################################
#
# simulavr - A simulator for the Atmel AVR family of microcontrollers.
# Copyright (C) 2001, 2002 Theodore A. Roth
#
# This program is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; either version 2 of the License, or
# (at your option) any later version.
#
# This program is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License along
# with this program; if not, write to the Free Software Foundation, Inc.,
# 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
#
###############################################################################
#
# $Id: test_COM.py,v 1.1 2004/07/31 00:59:11 rivetwa Exp $
#
"""Test the COM opcode.
"""
import base_test
from registers import Reg, SREG
class COM_TestFail(base_test.TestFail): pass
class base_COM(base_test.opcode_test):
"""Generic test case for testing COM opcode.
COM - One's Complement
opcode is '1001 010d dddd 0000' where 0 <= d <= 31,
Only registers PC, Rd and SREG should be changed.
"""
def setup(self):
# Set SREG to have only V set (opcode should clear it)
self.setup_regs[Reg.SREG] = 1 << SREG.V
# Set the register values
self.setup_regs[self.Rd] = self.Vd
# Return the raw opcode
return 0x9400 | (self.Rd << 4)
def analyze_results(self):
self.reg_changed.extend( [self.Rd, Reg.SREG] )
# check that result is correct
expect = ((0xff - self.Vd) & 0xff)
got = self.anal_regs[self.Rd]
if expect != got:
self.fail('COM r%02d: 0x%02x = (expect=%02x, got=%02x)' % (
self.Rd, self.Vd, expect, got))
expect_sreg = 0
# calculate what we expect sreg to be (I, T, H and V should be zero)
V = 0
N = ((expect & 0x80) != 0)
expect_sreg += N << SREG.N
expect_sreg += (N ^ V) << SREG.S
expect_sreg += (expect == 0) << SREG.Z
expect_sreg += 1 << SREG.C
got_sreg = self.anal_regs[Reg.SREG]
if expect_sreg != got_sreg:
self.fail('COM r%02d: 0x%02x -> SREG (expect=%02x, got=%02x)' % (
self.Rd, self.Vd, expect_sreg, got_sreg))
#
# Template code for test case.
# The fail method will raise a test specific exception.
#
template = """
class COM_r%02d_v%02x_TestFail(COM_TestFail): pass
class test_COM_r%02d_v%02x(base_COM):
Rd = %d
Vd = 0x%x
def fail(self,s):
raise COM_r%02d_v%02x_TestFail(s)
"""
#
# Define a list of test values such that we test all the cases of SREG bits being set.
#
vals = (
0x00,
0xff,
0xaa,
0xf0,
0x01
)
#
# automagically generate the test_COM_rNN_vXX class definitions.
#
code = ''
for d in range(32):
for vd in vals:
args = (d,vd)*4
code += template % args
exec(code)
|