1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932
|
/*
* ----------------------------------------------------------------------
* Emulation of Freescale iMX21 UART
* (C) 2006 Jochen Karrer
* Author: Jochen Karrer
*
* state: basically working
*
* This program is free software; you can distribute it and/or modify it
* under the terms of the GNU General Public License (Version 2) as
* published by the Free Software Foundation.
*
* This program is distributed in the hope it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
* for more details.
*
* You should have received a copy of the GNU General Public License along
* with this program; if not, write to the Free Software Foundation, Inc.,
* 59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
*
* ----------------------------------------------------
*/
#include <errno.h>
#include <stdint.h>
#include <string.h>
#include <unistd.h>
#include <sys/ioctl.h>
#include <sys/fcntl.h>
#include <bus.h>
#include <fio.h>
#include <signode.h>
#include <clock.h>
#include <imx21_uart.h>
#include <serial.h>
#include <configfile.h>
#include <senseless.h>
#define URR(base) ((base) + 0x0)
#define URR_CHARRDY (1<<15)
#define URR_ERR (1<<14)
#define URR_OVRRUN (1<<13)
#define URR_FRMERR (1<<12)
#define URR_BRK (1<<11)
#define URR_PRERR (1<<10)
#define URR_DATA_MASK (0xff)
#define UTR(base) ((base) + 0x40)
#define UCR1(base) ((base) + 0x80)
#define UCR1_ADEN (1<<15)
#define UCR1_ADBR (1<<14)
#define UCR1_TRDYEN (1<<13)
#define UCR1_IDEN (1<<12)
#define UCR1_ICD_MASK (3<<10)
#define UCR1_ICD_SHIFT (10)
#define UCR1_RRDYEN (1<<9)
#define UCR1_RXDMAEN (1<<8)
#define UCR1_IREN (1<<7)
#define UCR1_TXMPTYEN (1<<6)
#define UCR1_RTSDEN (1<<5)
#define UCR1_SNDBRK (1<<4)
#define UCR1_TXDMAEN (1<<3)
#define UCR1_DOZE (1<<2)
#define UCR1_UARTEN (1<<1)
#define UCR2(base) ((base) + 0x84)
#define UCR2_ESCI (1<<15)
#define UCR2_IRTS (1<<14)
#define UCR2_CTSC (1<<13)
#define UCR2_CTS (1<<12)
#define UCR2_ESCEN (1<<11)
#define UCR2_RTEC_MASK (3<<9)
#define UCR2_RTEC_SHIFT (9)
#define UCR2_PREN (1<<8)
#define UCR2_PROE (1<<7)
#define UCR2_STPB (1<<6)
#define UCR2_WS (1<<5)
#define UCR2_RTSEN (1<<4)
#define UCR2_ATEN (1<<3)
#define UCR2_TXEN (1<<2)
#define UCR2_RXEN (1<<1)
#define UCR2_SRST (1<<0)
#define UCR3(base) ((base) + 0x88)
#define UCR3_DPEC_MASK (3<<14)
#define UCR3_DPEC_SHIFT (14)
#define UCR3_DTREN (1<<13)
#define UCR3_PARERREN (1<<12)
#define UCR3_FRAERREN (1<<11)
#define UCR3_DSR (1<<10)
#define UCR3_DCD (1<<9)
#define UCR3_RI (1<<8)
#define UCR3_ADNIMP (1<<7)
#define UCR3_RXDSEN (1<<6)
#define UCR3_AIRINTEN (1<<5)
#define UCR3_AWAKEN (1<<4)
#define UCR3_RXDMUXSEL (1<<2)
#define UCR3_INVT (1<<1)
#define UCR3_ACIEN (1<<0)
#define UCR4(base) ((base) + 0x8c)
#define UCR4_CTSTL_MASK (0x3f << 10)
#define UCR4_CTSTL_SHIFT (10)
#define UCR4_INVR (1<<9)
#define UCR4_ENIRI (1<<8)
#define UCR4_WKEN (1<<7)
#define UCR4_IRSC (1<<5)
#define UCR4_LPBYP (1<<4)
#define UCR4_TCEN (1<<3)
#define UCR4_BKEN (1<<2)
#define UCR4_OREN (1<<1)
#define UCR4_DREN (1<<0)
#define UFCR(base) ((base) + 0x90)
#define UFCR_TXTL_SHIFT (10)
#define UFCR_TXTL_MASK (0x3f<<10)
#define UFCR_RFDIV_MASK (7<<7)
#define UFCR_RFDIV_SHIFT (7)
#define UFCR_DCEDTE (1<<6)
#define UFCR_RXTL_MASK (0x3f)
#define UFCR_RXTL_SHIFT (0)
#define USR1(base) ((base) + 0x94)
#define USR1_PARITYERR (1<<15)
#define USR1_RTSS (1<<14)
#define USR1_TRDY (1<<13)
#define USR1_RTSD (1<<12)
#define USR1_ESCF (1<<11)
#define USR1_FRAMERR (1<<10)
#define USR1_RRDY (1<<9)
#define USR1_AGTIM (1<<8)
#define USR1_RXDS (1<<6)
#define USR1_AIRINT (1<<5)
#define USR1_AWAKE (1<<4)
#define USR2(base) ((base) + 0x98)
#define USR2_ADET (1<<15)
#define USR2_TXFE (1<<14)
#define USR2_DTRF (1<<13)
#define USR2_IDLE (1<<12)
#define USR2_ACST (1<<11)
#define USR2_RIDELT (1<<10)
#define USR2_RIIN (1<<9)
#define USR2_IRINT (1<<8)
#define USR2_WAKE (1<<7)
#define USR2_DCDDELT (1<<6)
#define USR2_DCDIN (1<<5)
#define USR2_RTSF (1<<4)
#define USR2_TXDC (1<<3)
#define USR2_BRCD (1<<2)
#define USR2_ORE (1<<1)
#define USR2_RDR (1<<0)
#define UESC(base) ((base) + 0x9c)
#define UTIM(base) ((base) + 0xa0)
#define UBIR(base) ((base) + 0xa4)
#define UBMR(base) ((base) + 0xa8)
#define UBRC(base) ((base) + 0xac)
#define ONEMS(base) ((base) + 0xb0)
#define UTS(base) ((base) + 0xb4)
#define UTS_FRCPER (1<<13)
#define UTS_LOOP (1<<12)
#define UTS_DBGEN (1<<11)
#define UTS_LOOPIR (1<<10)
#define UTS_RXDBG (1<<9)
#define UTS_TXEMPTY (1<<6)
#define UTS_RXEMPTY (1<<5)
#define UTS_TXFULL (1<<4)
#define UTS_RXFULL (1<<3)
#define UTS_SOFTRST (1<<0)
#define RX_FIFO_SIZE (32)
#define RX_FIFO_MASK (RX_FIFO_SIZE-1)
#define RX_FIFO_COUNT(ser) ((ser)->rxfifo_wp - (ser)->rxfifo_rp)
#define RX_FIFO_ROOM(ser) (RX_FIFO_SIZE - RX_FIFO_COUNT(ser))
#define RX_FIFO_WIDX(iuart) ((iuart)->rxfifo_wp & RX_FIFO_MASK)
#define RX_FIFO_RIDX(iuart) ((iuart)->rxfifo_rp & RX_FIFO_MASK)
#define TX_FIFO_SIZE (32)
#define TX_FIFO_MASK (TX_FIFO_SIZE-1)
#define TX_FIFO_COUNT(ser) ((ser)->txfifo_wp-(ser)->txfifo_rp)
#define TX_FIFO_ROOM(ser) (TX_FIFO_SIZE-TX_FIFO_COUNT(ser))
#define TX_FIFO_WIDX(iuart) ((iuart)->txfifo_wp & TX_FIFO_MASK)
#define TX_FIFO_RIDX(iuart) ((iuart)->txfifo_rp & TX_FIFO_MASK)
typedef struct IMX_Uart {
BusDevice bdev;
Clock_t *in_clk; /* from crm module */
Clock_t *refclk;
char *name;
UartPort *port;
uint16_t ucr1,ucr2,ucr3,ucr4;
uint16_t ufcr;
uint16_t usr1;
uint16_t usr2;
uint16_t uesc;
uint16_t utim;
uint16_t ubir;
uint16_t ubmr;
uint16_t ubrc;
uint16_t onems;
uint16_t uts;
uint8_t txfifo[TX_FIFO_SIZE];
int64_t txfifo_wp;
int64_t txfifo_rp;
uint16_t rxfifo[RX_FIFO_SIZE];
int64_t rxfifo_wp;
int64_t rxfifo_rp;
int interrupt_posted;
SigNode *irqNode;
SigNode *rxDmaReqNode;
SigNode *txDmaReqNode;
} IMX_Uart;
static void
update_interrupts(IMX_Uart *iuart)
{
uint16_t rrdyen = iuart->ucr1 & UCR1_RRDYEN;
uint16_t trdyen = iuart->ucr1 & UCR1_TRDYEN;
uint16_t txmptyen = iuart->ucr1 & UCR1_TXMPTYEN;
int interrupt = 0;
int tx_room = TX_FIFO_ROOM(iuart);
int rx_fill = RX_FIFO_COUNT(iuart);
int txtl = (iuart->ufcr & UFCR_TXTL_MASK) >> UFCR_TXTL_SHIFT;
int rxtl = (iuart->ufcr & UFCR_RXTL_MASK) >> UFCR_RXTL_SHIFT;
if(trdyen && (tx_room >= txtl)) {
interrupt=1;
}
/* does it also trigger an interrupt when 0 characters are received ? */
if(rrdyen && (rx_fill >= rxtl)) {
interrupt = 1;
}
if(txmptyen && (TX_FIFO_COUNT(iuart) == 0)) {
interrupt = 1;
}
if(interrupt) {
if(!iuart->interrupt_posted) {
SigNode_Set(iuart->irqNode,SIG_LOW);
iuart->interrupt_posted = 1;
}
} else {
if(iuart->interrupt_posted) {
SigNode_Set(iuart->irqNode,SIG_HIGH);
iuart->interrupt_posted = 0;
}
}
}
static void
update_refclk(IMX_Uart *iuart)
{
int rfdiv = (iuart->ufcr & UFCR_RFDIV_MASK) >> UFCR_RFDIV_SHIFT;
int divider = 1;
if(rfdiv < 6) {
divider = (rfdiv ^ 7) - 1;
} else if(rfdiv == 5) {
divider = 7;
} else {
fprintf(stderr,"IMXUart: Illegal rfdiv value in UFCR register\n");
}
Clock_MakeDerived(iuart->refclk,iuart->in_clk,1,divider);
//fprintf(stderr,"Clock: %f, ref %f\n",Clock_Freq(iuart->in_clk),Clock_Freq(iuart->refclk));
}
/*
* ------------------------------------------------------------------------
* DMA request lines
* ------------------------------------------------------------------------
*/
static void
update_txdma(IMX_Uart *iuart)
{
int txdmaen = !!(iuart->ucr1 & UCR1_TXDMAEN);
int txtl = (iuart->ufcr & UFCR_TXTL_MASK) >> UFCR_TXTL_SHIFT;
if(txdmaen && (TX_FIFO_ROOM(iuart) >= txtl)) {
SigNode_Set(iuart->txDmaReqNode,SIG_LOW);
} else {
SigNode_Set(iuart->txDmaReqNode,SIG_HIGH);
}
}
static void
update_rxdma(IMX_Uart *iuart)
{
int rxdmaen = !!(iuart->ucr1 & UCR1_RXDMAEN);
int rxtl = (iuart->ufcr & UFCR_RXTL_MASK) >> UFCR_RXTL_SHIFT;
if(rxtl && rxdmaen && (RX_FIFO_COUNT(iuart) >= rxtl)) {
SigNode_Set(iuart->rxDmaReqNode,SIG_LOW);
} else {
SigNode_Set(iuart->rxDmaReqNode,SIG_HIGH);
}
}
/*
* ------------------------------------
* Put one byte to the rxfifo
* ------------------------------------
*/
static inline void
serial_rx_char(IMX_Uart *iuart,uint8_t c) {
iuart->rxfifo[RX_FIFO_WIDX(iuart)]= c | URR_CHARRDY;
iuart->rxfifo_wp++;
return;
}
/*
* --------------------------------------------------------------------------------
* Serial Input has to accept the chars received from the underlying UART.
* It has the ability to stop the data when the input fifo is full. This is
* not very realistic because only UARTS with flow control enabled wait when
* fifo is full. But timing isn't good enough currently to guarantee that
* the cpu runs enough Cycles to empty the RX-Fifo.
* --------------------------------------------------------------------------------
*/
static void
serial_input(void *cd) {
IMX_Uart *iuart = cd;
int fifocount;
while(1) {
uint8_t c;
int count=SerialDevice_Read(iuart->port,&c,1);
int room;
if(count==1) {
serial_rx_char(iuart,c);
//fprintf(stdout,"Console got %c\n",c);
} else {
break;
}
room = RX_FIFO_ROOM(iuart);
if(room<1) {
SerialDevice_StopRx(iuart->port);
break;
}
}
update_rxdma(iuart);
fifocount = RX_FIFO_COUNT(iuart);
if(fifocount) {
update_interrupts(iuart);
}
return;
}
/*
* --------------------------------------------------------------------------------
* Serial output is called whenever the underlying UART backend is able
* to accept one or more chars. If serial output has no data for sending
* (TX fifo is empty). Then the backend has to be stopped because the
* Event handler for fetching more data should not be invoked anymore.
* --------------------------------------------------------------------------------
*/
static void
serial_output(void *cd) {
IMX_Uart *iuart=cd;
int fill;
while(TX_FIFO_COUNT(iuart) > 0) {
int count,len;
fill=TX_FIFO_COUNT(iuart);
len=fill;
if((TX_FIFO_RIDX(iuart)+fill) > TX_FIFO_SIZE) {
len = TX_FIFO_SIZE - TX_FIFO_RIDX(iuart);
}
count=SerialDevice_Write(iuart->port,&iuart->txfifo[TX_FIFO_RIDX(iuart)],len);
if(count>0) {
iuart->txfifo_rp = iuart->txfifo_rp + count;
update_txdma(iuart);
}
}
SerialDevice_StopTx(iuart->port);
update_interrupts(iuart);
return;
}
static uint32_t
urr_read(void *clientData,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
uint16_t urr = iuart->rxfifo[RX_FIFO_RIDX(iuart)];
int count = RX_FIFO_COUNT(iuart);
//fprintf(stderr,"URR rxfifo count %lld\n",RX_FIFO_COUNT(iuart));
if(count > 0) {
iuart->rxfifo_rp++;
update_interrupts(iuart);
update_rxdma(iuart);
/* Maybe rx was stopped because fifo was full */
if((count == RX_FIFO_SIZE) && (iuart->ucr2 & UCR2_RXEN)) {
SerialDevice_StartRx(iuart->port);
}
} else {
urr = urr &~ URR_CHARRDY;
}
return urr;
}
static void
urr_write(void *clientData,uint32_t value,uint32_t address,int rqlen)
{
fprintf(stderr,"IMX: Uart receiver register not writable\n");
return;
}
/*
* --------------------------------------------------
* Reading Uart Transmitter register returns 0
* --------------------------------------------------
*/
static uint32_t
utr_read(void *clientData,uint32_t address,int rqlen)
{
return 0;
}
static void
utr_write(void *clientData,uint32_t value,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
if(TX_FIFO_ROOM(iuart) < 1) {
fprintf(stderr,"IMX21-Uart TX-Fifo overflow\n");
return;
}
iuart->txfifo[TX_FIFO_WIDX(iuart)] = value;
iuart->txfifo_wp += 1;
if(iuart->ucr2 & UCR2_TXEN) {
SerialDevice_StartTx(iuart->port);
} else {
fprintf(stderr,"i.MX21 UART: Writing to TX register of %s while disabled\n",iuart->name );
}
update_interrupts(iuart);
update_txdma(iuart);
return;
}
static uint32_t
ucr1_read(void *clientData,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
return iuart->ucr1;
}
static void
ucr1_write(void *clientData,uint32_t value,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
iuart->ucr1 = value & 0xfffd;
update_interrupts(iuart);
return;
}
static uint32_t
ucr2_read(void *clientData,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
return iuart->ucr2;
}
static void
ucr2_write(void *clientData,uint32_t value,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
uint16_t diff = iuart->ucr2 ^ value;
UartCmd cmd;
iuart->ucr2 = value | UCR2_SRST;
if(diff & UCR2_TXEN) {
if(value & UCR2_TXEN) {
SerialDevice_StartTx(iuart->port);
} else {
SerialDevice_StopTx(iuart->port);
}
}
if(diff & UCR2_RXEN) {
if(value & UCR2_RXEN) {
int room = RX_FIFO_ROOM(iuart);
if(room > 0) {
if(!(iuart->ucr3 & UCR3_RXDMUXSEL)) {
fprintf(stderr,"Driver bug, starting rx with DMUXSEL 0\n");
} else {
SerialDevice_StartRx(iuart->port);
}
}
} else {
SerialDevice_StopRx(iuart->port);
}
}
if(!(value & UCR2_SRST)) {
iuart->txfifo_wp = iuart->txfifo_rp = 0;
iuart->rxfifo_wp = iuart->rxfifo_rp = 0;
iuart->usr1 = USR1_RXDS | USR1_TRDY;
iuart->usr2 = USR2_TXFE | USR2_TXDC;
}
if(iuart->ucr2 & UCR2_CTSC) {
cmd.opcode = UART_OPC_CRTSCTS;
cmd.arg = 1;
SerialDevice_Cmd(iuart->port,&cmd);
} else {
cmd.opcode = UART_OPC_CRTSCTS;
cmd.arg = 0;
SerialDevice_Cmd(iuart->port,&cmd);
cmd.opcode = UART_OPC_SET_RTS;
if(iuart->ucr2 & UCR2_CTS) {
cmd.arg = UART_RTS_ACT;
} else {
cmd.arg = UART_RTS_INACT;
}
SerialDevice_Cmd(iuart->port,&cmd);
}
cmd.opcode = UART_OPC_PAREN;
if(iuart->ucr2 & UCR2_PREN) {
cmd.arg = 1;
} else {
cmd.arg = 0;
}
SerialDevice_Cmd(iuart->port,&cmd);
cmd.opcode = UART_OPC_PARODD;
if(iuart->ucr2 & UCR2_PROE) {
cmd.arg = 1;
} else {
cmd.arg = 0;
}
SerialDevice_Cmd(iuart->port,&cmd);
cmd.opcode = UART_OPC_SET_CSIZE;
if(iuart->ucr2 & UCR2_WS) {
cmd.arg = 8;
} else {
cmd.arg = 7;
}
SerialDevice_Cmd(iuart->port,&cmd);
return;
}
static uint32_t
ucr3_read(void *clientData,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
return iuart->ucr3;
}
static void
ucr3_write(void *clientData,uint32_t value,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
iuart->ucr3 = value;
return;
}
static uint32_t
ucr4_read(void *clientData,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
return iuart->ucr4;
}
static void
ucr4_write(void *clientData,uint32_t value,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
iuart->ucr4 = value;
return;
}
static uint32_t
ufcr_read(void *clientData,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
return iuart->ufcr;
}
static void
ufcr_write(void *clientData,uint32_t value,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
iuart->ufcr = value & 0xffff;
update_interrupts(iuart);
update_refclk(iuart);
return;
}
static uint32_t
usr1_read(void *clientData,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
UartCmd cmd;
int tx_room = TX_FIFO_ROOM(iuart);
int rx_fill = RX_FIFO_COUNT(iuart);
int txtl = (iuart->ufcr & UFCR_TXTL_MASK) >> UFCR_TXTL_SHIFT;
int rxtl = (iuart->ufcr & UFCR_RXTL_MASK) >> UFCR_RXTL_SHIFT;
uint16_t usr1 = iuart->usr1;
uint16_t diff;
if(tx_room >= txtl) {
usr1 |= USR1_TRDY;
} else {
usr1 &= ~USR1_TRDY;
}
if(rx_fill >= rxtl) {
usr1 &= ~USR1_RRDY;
} else {
usr1 |= USR1_RRDY;
}
cmd.opcode = UART_OPC_GET_CTS;
SerialDevice_Cmd(iuart->port,&cmd);
if(cmd.retval) {
usr1 |= USR1_RTSS;
}
diff = usr1 ^ iuart->usr1;
if(diff & USR1_RTSS) {
usr1 |= USR1_RTSD;
}
iuart->usr1 = usr1;
return usr1;
}
static void
usr1_write(void *clientData,uint32_t value,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
uint16_t clearmask = value & 0x9d30;
iuart->usr1 &= ~clearmask;
return;
}
static uint32_t
usr2_read(void *clientData,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
uint16_t diff;
uint16_t usr2 = iuart->usr2;
int rx_fill = RX_FIFO_COUNT(iuart);
int tx_fill = TX_FIFO_COUNT(iuart);
UartCmd cmd;
if(rx_fill > 0) {
usr2 |= USR2_RDR;
} else {
usr2 &= ~USR2_RDR;
}
if(tx_fill > 0) {
//fprintf(stderr,"Not empty\n");
usr2 &= ~(USR2_TXFE | USR2_TXDC);
} else {
usr2 |= USR2_TXFE | USR2_TXDC;
}
cmd.opcode = UART_OPC_GET_RI;
SerialDevice_Cmd(iuart->port,&cmd);
if(cmd.retval) {
usr2 |= USR2_RIIN;
}
cmd.opcode = UART_OPC_GET_DCD;
SerialDevice_Cmd(iuart->port,&cmd);
if(cmd.retval) {
usr2 |= USR2_DCDIN;
}
diff = usr2 ^ iuart->usr2;
if(diff & USR2_RIIN) {
usr2 |= USR2_RIDELT;
}
if(diff & USR2_DCDIN) {
usr2 |= USR2_DCDDELT;
}
iuart->usr2 = usr2;
if((usr2 & USR2_TXFE) && (~usr2 & USR2_RDR)) {
Senseless_Report(150);
}
return iuart->usr2;
}
static void
usr2_write(void *clientData,uint32_t value,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
int clearmask = value & 0xbdf6; // Is ring indicator writable ????
iuart->usr2 &= ~clearmask;
return;
}
/*
* -------------------------------
* Escape: No functionality
* -------------------------------
*/
static uint32_t
uesc_read(void *clientData,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
return iuart->uesc;
}
static void
uesc_write(void *clientData,uint32_t value,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
iuart->uesc = value & 0xff;
return;
}
static uint32_t
utim_read(void *clientData,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
return iuart->utim;
}
static void
utim_write(void *clientData,uint32_t value,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
iuart->utim = value & 0xfff;
return;
}
static uint32_t
ubir_read(void *clientData,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
return iuart->ubir;
}
static void
ubir_write(void *clientData,uint32_t value,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
//fprintf(stderr,"UBIR write %d\n",iuart->ubir);
iuart->ubir = value & 0xffff;
return;
}
static uint32_t
ubmr_read(void *clientData,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
return iuart->ubmr;
}
static void
ubmr_write(void *clientData,uint32_t value,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
int baudrate;
UartCmd cmd;
iuart->ubmr = value & 0xffff;
baudrate = 1.0 *(iuart->ubir + 1)
* Clock_Freq(iuart->refclk)/(iuart->ubmr+1)/16;
cmd.opcode = UART_OPC_SET_BAUDRATE;
cmd.arg = baudrate;
SerialDevice_Cmd(iuart->port,&cmd);
return;
}
static uint32_t
ubrc_read(void *clientData,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
return iuart->ubrc;
}
static void
ubrc_write(void *clientData,uint32_t value,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
iuart->ubrc = value;
return;
}
static uint32_t
onems_read(void *clientData,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
return iuart->onems;
}
static void
onems_write(void *clientData,uint32_t value,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
iuart->onems = value;
return;
}
static uint32_t
uts_read(void *clientData,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
int rx_fill = RX_FIFO_COUNT(iuart);
int tx_fill = TX_FIFO_COUNT(iuart);
int rx_room = RX_FIFO_ROOM(iuart);
int tx_room = TX_FIFO_ROOM(iuart);
if(rx_fill > 0) {
iuart->uts &= ~UTS_RXEMPTY;
} else {
iuart->uts |= UTS_RXEMPTY;
}
if(tx_fill > 0) {
iuart->uts &= ~UTS_TXEMPTY;
} else {
iuart->uts |= UTS_TXEMPTY;
}
if(rx_room > 0) {
iuart->uts &= ~UTS_RXFULL;
} else {
iuart->uts |= UTS_RXFULL;
}
if(tx_room > 0) {
iuart->uts &= ~UTS_TXFULL;
} else {
iuart->uts |= UTS_TXFULL;
}
//fprintf(stderr,"rx_room %d tx_room %d,rx_fill %d tx_fill %d uts %08x\n",rx_room,tx_room,rx_fill,tx_fill,iuart->uts);
if((iuart->uts & UTS_TXEMPTY) && (iuart->uts & UTS_RXEMPTY)) {
Senseless_Report(100);
}
return iuart->uts;
}
static void
uts_write(void *clientData,uint32_t value,uint32_t address,int rqlen)
{
IMX_Uart *iuart = (IMX_Uart *) clientData;
iuart->uts = (iuart->uts & ~0x3e00) | (value & 0x3e00);
return;
}
static uint32_t
undefined_read(void *clientData,uint32_t address,int rqlen)
{
fprintf(stderr,"WARNING !: read from undefined location 0x%08x in i.MX21 UART module\n",address);
return 0;
}
static void
undefined_write(void *clientData,uint32_t value,uint32_t address,int rqlen)
{
fprintf(stderr,"WARNING !: write to undefined location 0x%08x in i.MX21 UART module\n",address);
return;
}
static void
IMXUart_Map(void *owner,uint32_t base,uint32_t mask,uint32_t flags)
{
IMX_Uart *iuart=owner;
/* Partial read: Read all return part, Partial Write: Read modify write */
uint32_t mapflags = IOH_FLG_PRD_RARP | IOH_FLG_PWR_RMW | IOH_FLG_HOST_ENDIAN;
IOH_New32f(URR(base),urr_read,urr_write,iuart,mapflags);
IOH_New32f(UTR(base),utr_read,utr_write,iuart,mapflags);
IOH_New32f(UCR1(base),ucr1_read,ucr1_write,iuart,mapflags);
IOH_New32f(UCR2(base),ucr2_read,ucr2_write,iuart,mapflags);
IOH_New32f(UCR3(base),ucr3_read,ucr3_write,iuart,mapflags);
IOH_New32f(UCR4(base),ucr4_read,ucr4_write,iuart,mapflags);
IOH_New32f(UFCR(base),ufcr_read,ufcr_write,iuart,mapflags);
IOH_New32f(USR1(base),usr1_read,usr1_write,iuart,mapflags);
IOH_New32f(USR2(base),usr2_read,usr2_write,iuart,mapflags);
IOH_New32f(UESC(base),uesc_read,uesc_write,iuart,mapflags);
IOH_New32f(UTIM(base),utim_read,utim_write,iuart,mapflags);
IOH_New32f(UBIR(base),ubir_read,ubir_write,iuart,mapflags);
IOH_New32f(UBMR(base),ubmr_read,ubmr_write,iuart,mapflags);
IOH_New32f(UBRC(base),ubrc_read,ubrc_write,iuart,mapflags);
IOH_New32f(ONEMS(base),onems_read,onems_write,iuart,mapflags);
IOH_New32f(UTS(base),uts_read,uts_write,iuart,mapflags);
IOH_NewRegion(base,0x1000,undefined_read,undefined_write,IOH_FLG_HOST_ENDIAN,iuart);
}
static void
IMXUart_UnMap(void *owner,uint32_t base,uint32_t mask)
{
IOH_Delete32(URR(base));
IOH_Delete32(UTR(base));
IOH_Delete32(UCR1(base));
IOH_Delete32(UCR2(base));
IOH_Delete32(UCR3(base));
IOH_Delete32(UCR4(base));
IOH_Delete32(UFCR(base));
IOH_Delete32(USR1(base));
IOH_Delete32(USR2(base));
IOH_Delete32(UESC(base));
IOH_Delete32(UTIM(base));
IOH_Delete32(UBIR(base));
IOH_Delete32(UBMR(base));
IOH_Delete32(UBRC(base));
IOH_Delete32(ONEMS(base));
IOH_Delete32(UTS(base));
IOH_DeleteRegion(base,0x1000);
}
BusDevice *
IMXUart_New(const char *name)
{
IMX_Uart *iuart = malloc(sizeof(IMX_Uart));
if(!iuart) {
fprintf(stderr,"Out of memory for IMX Uart\n");
exit(1);
}
memset(iuart,0,sizeof(IMX_Uart));
iuart->irqNode = SigNode_New("%s.irq",name);
iuart->rxDmaReqNode = SigNode_New("%s.rx_dmareq",name);
iuart->txDmaReqNode = SigNode_New("%s.tx_dmareq",name);
if(!iuart->irqNode || !iuart->rxDmaReqNode || !iuart->txDmaReqNode) {
fprintf(stderr,"IMX21Uart: Can not create uart signal lines\n");
}
iuart->usr1 = USR1_RXDS | USR1_TRDY;
iuart->usr2 = USR2_TXFE | USR2_TXDC;
iuart->ucr2 = UCR2_SRST;
/* Make it nonworking when user forgets to reset the fifo */
iuart->rxfifo_rp = 0x1000000;
iuart->ufcr = 0x00000801;
iuart->bdev.first_mapping=NULL;
iuart->bdev.Map=IMXUart_Map;
iuart->bdev.UnMap=IMXUart_UnMap;
iuart->bdev.owner=iuart;
iuart->bdev.hw_flags=MEM_FLAG_WRITABLE|MEM_FLAG_READABLE;
iuart->name = strdup(name);
iuart->port = Uart_New(name,serial_input,serial_output,NULL,iuart);
iuart->in_clk = Clock_New("%s.clk",name);
/* Clock should come from perclk1 of CRM module */
iuart->refclk = Clock_New("%s.refclk",name);
update_refclk(iuart);
update_interrupts(iuart);
fprintf(stderr,"IMX21 Uart \"%s\" created\n",name);
return &iuart->bdev;
}
|